GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

add irq mapper support for OLPC and other boards that need this mapping 

done for the gx2 north. tested on OLPC. 


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2323 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Ronald G. Minnich 2006-06-18 01:29:42 +00:00
parent 6ab0fa9fed
commit 48415d5cf6
3 changed files with 29 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/mainboard/olpc/rev_a/Config.lb
View File

@ -124,6 +124,7 @@ dir /pc80
config chip.h config chip.h
chip northbridge/amd/gx2 chip northbridge/amd/gx2
register "irq_map" = "0xaa5b";
device apic_cluster 0 on device apic_cluster 0 on
chip cpu/amd/model_gx2 chip cpu/amd/model_gx2
device apic 0 on end device apic 0 on end

1
src/northbridge/amd/gx2/chip.h
View File

@ -1,5 +1,6 @@
struct northbridge_amd_gx2_config struct northbridge_amd_gx2_config
{ {
uint16_t irqmap;
}; };
extern struct chip_operations northbridge_amd_gx2_ops; extern struct chip_operations northbridge_amd_gx2_ops;

28
src/northbridge/amd/gx2/northbridge.c
View File

@ -169,7 +169,7 @@ setup_gx2_cache(void)
void void
setup_gx2(void) setup_gx2(void)
{ {
int i;
unsigned long tmp, tmp2; unsigned long tmp, tmp2;
msr_t msr; msr_t msr;
unsigned long size_kb, membytes; unsigned long size_kb, membytes;
@ -417,11 +417,36 @@ static struct device_operations cpu_bus_ops = {
void chipsetInit (void); void chipsetInit (void);
/* note that dev is NOT used -- yet */
static void irq_init(struct device *dev, uint16_t irq_map) {
/* Set up IRQ steering */
uint32_t pciAddr = 0x80000000 | (CHIPSET_DEV_NUM << 11) | 0x5C;
printk_debug("OLPC REVA ENTER %s\n", __FUNCTION__);
/* The IRQ steering values (in hex) are effectively dcba, where:
* <a> represents the IRQ for INTA,
* <b> represents the IRQ for INTB,
* <c> represents the IRQ for INTC, and
* <d> represents the IRQ for INTD.
* Thus, a value of irq_map = 0xAA5B translates to:
* INTA = IRQB (IRQ 11)
* INTB = IRQ5 (IRQ 5)
* INTC = IRQA (IRQ 10)
* INTD = IRQA (IRQ 10)
*/
outl(pciAddr & ~3, 0xCF8);
outl(irq_map, 0xCFC);
}
static void enable_dev(struct device *dev) static void enable_dev(struct device *dev)
{ {
printk_debug("gx2 north: enable_dev\n"); printk_debug("gx2 north: enable_dev\n");
/* Set the operations if it is a special bus type */ /* Set the operations if it is a special bus type */
if (dev->path.type == DEVICE_PATH_PCI_DOMAIN) { if (dev->path.type == DEVICE_PATH_PCI_DOMAIN) {
struct northbridge_amd_gx2_config *nb = (struct northbridge_amd_gx2_config *)dev->chip_info;
extern void cpubug(void); extern void cpubug(void);
printk_debug("DEVICE_PATH_PCI_DOMAIN\n"); printk_debug("DEVICE_PATH_PCI_DOMAIN\n");
/* cpubug MUST be called before setup_gx2(), so we force the issue here */ /* cpubug MUST be called before setup_gx2(), so we force the issue here */
@ -432,6 +457,7 @@ static void enable_dev(struct device *dev)
/* do this here for now -- this chip really breaks our device model */ /* do this here for now -- this chip really breaks our device model */
setup_realmode_idt(); setup_realmode_idt();
do_vsmbios(); do_vsmbios();
irq_init(dev, nb->irqmap);
graphics_init(); graphics_init();
dev->ops = &pci_domain_ops; dev->ops = &pci_domain_ops;
pci_set_method(dev); pci_set_method(dev);