sconfig: rename pci_domain -> domain

The name pci_domain was a bit misleading, since the construct is only
PCI specific in a particular (northbridge/cpu) implementation, but not
by concept. As implementations and hardware change, be more generic
about our naming. This will allow us to support non-PCI systems without
adding new keywords.

Change-Id: Ide885a1d5e15d37560c79b936a39252150560e85
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/2376
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
This commit is contained in:
Stefan Reinauer 2013-02-12 14:17:15 -08:00 committed by Ronald G. Minnich
parent dc8259ce1d
commit 4aff4458f5
230 changed files with 393 additions and 393 deletions

View File

@ -163,7 +163,7 @@ Note that we do not enumerate all CPUs, even on this SMP mainboard. The reason i
is the so-called Boot Strap Processor, or BSP; the other CPUs will come along later, as the are discovered. We do not require (unlike many
BIOSes) that the BSP be CPU 0; any CPU will do.
\begin{verbatim}
device pci_domain 0 on
device domain 0 on
chip northbridge/amd/amdk8
device pci 18.0 on # northbridge
# devices on link 0, link 0 == LDT 0
@ -338,7 +338,7 @@ That's it for the BSP I/O and HT busses. Now we begin the AP busses. Not much he
\end{verbatim}
\begin{verbatim}
end #pci_domain
end # domain
# chip drivers/generic/debug
# device pnp 0.0 off end # chip name
# device pnp 0.1 on end # pci_regs_all

View File

@ -502,7 +502,7 @@ unsigned long __attribute__((weak)) write_smp_table(unsigned long addr)
break;
}
if (parent->path.type == DEVICE_PATH_PCI_DOMAIN) {
if (parent->path.type == DEVICE_PATH_DOMAIN) {
printk(BIOS_WARNING, "no IRQ found for %s\n", dev_path(dev));
break;
}

View File

@ -186,7 +186,7 @@ static void enable_dev(struct device *dev)
{
printk(BIOS_SPEW, "%s\n", __func__);
/* Set the operations if it is a special bus type */
if (dev->path.type == DEVICE_PATH_PCI_DOMAIN) {
if (dev->path.type == DEVICE_PATH_DOMAIN) {
dev->ops = &pci_domain_ops;
pci_set_method(dev);
}

View File

@ -994,7 +994,7 @@ void dev_configure(void)
/* Compute resources for all domains. */
for (child = root->link_list->children; child; child = child->sibling) {
if (!(child->path.type == DEVICE_PATH_PCI_DOMAIN))
if (!(child->path.type == DEVICE_PATH_DOMAIN))
continue;
for (res = child->resource_list; res; res = res->next) {
if (res->flags & IORESOURCE_FIXED)
@ -1019,7 +1019,7 @@ void dev_configure(void)
/* For all domains. */
for (child = root->link_list->children; child; child=child->sibling)
if (child->path.type == DEVICE_PATH_PCI_DOMAIN)
if (child->path.type == DEVICE_PATH_DOMAIN)
avoid_fixed_resources(child);
/*
@ -1027,7 +1027,7 @@ void dev_configure(void)
* the highest address managable.
*/
for (child = root->link_list->children; child; child = child->sibling) {
if (child->path.type != DEVICE_PATH_PCI_DOMAIN)
if (child->path.type != DEVICE_PATH_DOMAIN)
continue;
for (res = child->resource_list; res; res = res->next) {
if (!(res->flags & IORESOURCE_MEM) ||
@ -1040,7 +1040,7 @@ void dev_configure(void)
/* Store the computed resource allocations into device registers ... */
printk(BIOS_INFO, "Setting resources...\n");
for (child = root->link_list->children; child; child = child->sibling) {
if (!(child->path.type == DEVICE_PATH_PCI_DOMAIN))
if (!(child->path.type == DEVICE_PATH_DOMAIN))
continue;
for (res = child->resource_list; res; res = res->next) {
if (res->flags & IORESOURCE_FIXED)

View File

@ -205,9 +205,9 @@ const char *dev_path(device_t dev)
sprintf(buffer, "IOAPIC: %02x",
dev->path.ioapic.ioapic_id);
break;
case DEVICE_PATH_PCI_DOMAIN:
sprintf(buffer, "PCI_DOMAIN: %04x",
dev->path.pci_domain.domain);
case DEVICE_PATH_DOMAIN:
sprintf(buffer, "DOMAIN: %04x",
dev->path.domain.domain);
break;
case DEVICE_PATH_APIC_CLUSTER:
sprintf(buffer, "APIC_CLUSTER: %01x",
@ -271,8 +271,8 @@ int path_eq(struct device_path *path1, struct device_path *path2)
case DEVICE_PATH_APIC:
equal = (path1->apic.apic_id == path2->apic.apic_id);
break;
case DEVICE_PATH_PCI_DOMAIN:
equal = (path1->pci_domain.domain == path2->pci_domain.domain);
case DEVICE_PATH_DOMAIN:
equal = (path1->domain.domain == path2->domain.domain);
break;
case DEVICE_PATH_APIC_CLUSTER:
equal = (path1->apic_cluster.cluster

View File

@ -8,14 +8,14 @@ enum device_path_type {
DEVICE_PATH_PNP,
DEVICE_PATH_I2C,
DEVICE_PATH_APIC,
DEVICE_PATH_PCI_DOMAIN,
DEVICE_PATH_DOMAIN,
DEVICE_PATH_APIC_CLUSTER,
DEVICE_PATH_CPU,
DEVICE_PATH_CPU_BUS,
DEVICE_PATH_IOAPIC,
};
struct pci_domain_path
struct domain_path
{
unsigned domain;
};
@ -74,7 +74,7 @@ struct device_path {
struct i2c_path i2c;
struct apic_path apic;
struct ioapic_path ioapic;
struct pci_domain_path pci_domain;
struct domain_path domain;
struct apic_cluster_path apic_cluster;
struct cpu_path cpu;
struct cpu_bus_path cpu_bus;

View File

@ -4,7 +4,7 @@ chip northbridge/intel/i440bx # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
device pci 1.0 on end # PCI/AGP bridge
chip southbridge/intel/i82371eb # Southbridge

View File

@ -4,7 +4,7 @@ chip northbridge/intel/i440bx # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
device pci 1.0 on end # PCI/AGP bridge
chip southbridge/intel/i82371eb # Southbridge

View File

@ -1,5 +1,5 @@
chip northbridge/amd/lx
device pci_domain 0 on
device domain 0 on
device pci 1.0 on end # Northbridge
device pci 1.1 on end # Graphics
device pci 1.2 on end # AES

View File

@ -4,7 +4,7 @@ chip northbridge/intel/i440bx # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
device pci 1.0 on end # PCI/AGP bridge
chip southbridge/intel/i82371eb # Southbridge

View File

@ -5,7 +5,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1612 0x3060 inherit #TODO: Set the correctly subsystem id.
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
@ -120,5 +120,5 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.3 on end
device pci 18.4 on end
end
end #pci_domain
end #domain
end

View File

@ -1,5 +1,5 @@
chip northbridge/amd/gx1 # Northbridge
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
chip southbridge/amd/cs5530 # Southbridge
device pci 12.0 on # ISA bridge

View File

@ -5,7 +5,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x3060 inherit
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
@ -76,9 +76,9 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.3 on end
device pci 18.4 on end
end
end #pci_domain
end #domain
#for node 32 to node 63
# device pci_domain 0 on
# device domain 0 on
# chip northbridge/amd/amdfam10
# device pci 00.0 on end# northbridge
# device pci 00.0 on end
@ -90,7 +90,7 @@ chip northbridge/amd/amdfam10/root_complex
# device pci 00.4 on end
# device pci 00.5 on end
# end
# end #pci_domain
# end #domain
# chip drivers/generic/debug
# device pnp 0.0 off end # chip name

View File

@ -1,5 +1,5 @@
chip northbridge/amd/lx
device pci_domain 0 on
device domain 0 on
device pci 1.0 on end # Northbridge
device pci 1.1 on end # Graphics
chip southbridge/amd/cs5536

View File

@ -14,7 +14,7 @@ chip northbridge/amd/amdk8/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x3050 inherit
chip northbridge/amd/amdk8
device pci 18.0 on # southbridge
@ -117,6 +117,6 @@ chip northbridge/amd/amdk8/root_complex
device pci 18.2 on end
device pci 18.3 on end
end #northbridge/amd/amdk8
end #pci_domain
end #domain
end #northbridge/amd/amdk8/root_complex

View File

@ -23,7 +23,7 @@ chip northbridge/amd/agesa/family15/root_complex
device lapic 0x20 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x1705 inherit
chip northbridge/amd/agesa/family15 # CPU side of HT root complex
device pci 18.0 on # Put IO-HUB at link_num 0, Instead of HT Link topology to satisfy both f10 and f15 CPUs
@ -98,6 +98,6 @@ chip northbridge/amd/agesa/family15/root_complex
device pci 18.4 on end
device pci 18.5 on end
end #chip northbridge/amd/agesa/family15 # CPU side of HT root complex
end #pci_domain
end #domain
end #northbridge/amd/agesa/family15/root_complex

View File

@ -22,7 +22,7 @@ chip northbridge/amd/agesa/family14/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x1510 inherit
chip northbridge/amd/agesa/family14 # CPU side of HT root complex
# device pci 18.0 on # northbridge
@ -88,6 +88,6 @@ chip northbridge/amd/agesa/family14/root_complex
device pci 18.6 on end
device pci 18.7 on end
end #chip northbridge/amd/agesa/family14 # CPU side of HT root complex
end #pci_domain
end #domain
end #northbridge/amd/agesa/family14/root_complex

View File

@ -14,7 +14,7 @@ chip northbridge/amd/amdk8/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x3060 inherit
chip northbridge/amd/amdk8
device pci 18.0 on # southbridge
@ -117,5 +117,5 @@ chip northbridge/amd/amdk8/root_complex
device pci 18.2 on end
device pci 18.3 on end
end #northbridge/amd/amdk8
end #pci_domain
end #domain
end #northbridge/amd/amdk8/root_complex

View File

@ -5,7 +5,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x3060 inherit
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
@ -110,9 +110,9 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.4 on end
# device pci 00.5 on end
end
end #pci_domain
end #domain
#for node 32 to node 63
# device pci_domain 0 on
# device domain 0 on
# chip northbridge/amd/amdfam10
# device pci 00.0 on end# northbridge
# device pci 00.0 on end
@ -124,7 +124,7 @@ chip northbridge/amd/amdfam10/root_complex
# device pci 00.4 on end
# device pci 00.5 on end
# end
# end #pci_domain
# end #domain
# chip drivers/generic/debug
# device pnp 0.0 off end # chip name

View File

@ -1,5 +1,5 @@
chip northbridge/amd/lx
device pci_domain 0 on
device domain 0 on
device pci 1.0 on end # Northbridge
device pci 1.1 on end # Graphics
chip southbridge/amd/cs5536

View File

@ -24,7 +24,7 @@ chip northbridge/amd/agesa/family15tn/root_complex
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x1410 inherit
chip northbridge/amd/agesa/family15tn # CPU side of HT root complex
@ -86,5 +86,5 @@ chip northbridge/amd/agesa/family15tn/root_complex
}"
end #chip northbridge/amd/agesa/family15tn # CPU side of HT root complex
end #pci_domain
end #domain
end #chip northbridge/amd/agesa/family15tn/root_complex

View File

@ -22,7 +22,7 @@ chip northbridge/amd/agesa/family14/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x1510 inherit
chip northbridge/amd/agesa/family14 # CPU side of HT root complex
# device pci 18.0 on # northbridge
@ -152,5 +152,5 @@ chip northbridge/amd/agesa/family14/root_complex
device pci 18.6 on end
device pci 18.7 on end
end #chip northbridge/amd/agesa/family14 # CPU side of HT root complex
end #pci_domain
end #domain
end #northbridge/amd/agesa/family14/root_complex

View File

@ -14,7 +14,7 @@ chip northbridge/amd/amdk8/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x3050 inherit
chip northbridge/amd/amdk8
device pci 18.0 on # southbridge, K8 HT Configuration
@ -76,6 +76,6 @@ chip northbridge/amd/amdk8/root_complex
device pci 18.2 on end # K8 DRAM Controller and HT Trace Mode
device pci 18.3 on end # K8 Miscellaneous Control
end #northbridge/amd/amdk8
end #pci_domain
end #domain
end #northbridge/amd/amdk8/root_complex

View File

@ -4,7 +4,7 @@ chip northbridge/amd/gx2
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
device pci 1.0 on end
device pci 1.1 on end
chip southbridge/amd/cs5536

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdk8/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x2b80 inherit
chip northbridge/amd/amdk8
device pci 18.0 on # northbridge
@ -143,7 +143,7 @@ chip northbridge/amd/amdk8/root_complex
end
end #pci_domain
end #domain
# chip drivers/generic/debug
# device pnp 0.0 off end # chip name
# device pnp 0.1 on end # pci_regs_all

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x2b80 inherit
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
@ -118,9 +118,9 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.4 on end
# device pci 00.5 on end
end
end #pci_domain
end #domain
#for node 32 to node 63
# device pci_domain 0 on
# device domain 0 on
# chip northbridge/amd/amdfam10
# device pci 00.0 on end# northbridge
# device pci 00.0 on end
@ -132,7 +132,7 @@ chip northbridge/amd/amdfam10/root_complex
# device pci 00.4 on end
# device pci 00.5 on end
# end
# end #pci_domain
# end #domain
# chip drivers/generic/debug
# device pnp 0.0 off end # chip name

View File

@ -22,7 +22,7 @@ chip northbridge/amd/agesa/family14/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x1510 inherit
chip northbridge/amd/agesa/family14 # CPU side of HT root complex
# device pci 18.0 on # northbridge
@ -100,6 +100,6 @@ chip northbridge/amd/agesa/family14/root_complex
device pci 18.4 on end
device pci 18.5 on end
end #chip northbridge/amd/agesa/family14 # CPU side of HT root complex
end #pci_domain
end #domain
end #northbridge/amd/agesa/family14/root_complex

View File

@ -24,7 +24,7 @@ chip northbridge/amd/agesa/family15tn/root_complex
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x1410 inherit
chip northbridge/amd/agesa/family15tn # CPU side of HT root complex
@ -101,5 +101,5 @@ chip northbridge/amd/agesa/family15tn/root_complex
}"
end #chip northbridge/amd/agesa/family15tn # CPU side of HT root complex
end #pci_domain
end #domain
end #chip northbridge/amd/agesa/family15tn/root_complex

View File

@ -5,7 +5,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x3060 inherit
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
@ -111,9 +111,9 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.4 on end
# device pci 00.5 on end
end
end #pci_domain
end #domain
#for node 32 to node 63
# device pci_domain 0 on
# device domain 0 on
# chip northbridge/amd/amdfam10
# device pci 00.0 on end# northbridge
# device pci 00.0 on end
@ -125,7 +125,7 @@ chip northbridge/amd/amdfam10/root_complex
# device pci 00.4 on end
# device pci 00.5 on end
# end
# end #pci_domain
# end #domain
# chip drivers/generic/debug
# device pnp 0.0 off end # chip name

View File

@ -22,7 +22,7 @@ chip northbridge/amd/agesa/family12/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x1705 inherit
chip northbridge/amd/agesa/family12 # CPU side of HT root complex
chip northbridge/amd/agesa/family12 # PCI side of HT root complex
@ -85,6 +85,6 @@ chip northbridge/amd/agesa/family12/root_complex
device pci 18.6 on end
device pci 18.7 on end
end #chip northbridge/amd/agesa/family12 # CPU side of HT root complex
end #pci_domain
end #domain
end #northbridge/amd/agesa/family12/root_complex

View File

@ -22,7 +22,7 @@ chip northbridge/amd/agesa/family14/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x1510 inherit
chip northbridge/amd/agesa/family14 # CPU side of HT root complex
# device pci 18.0 on # northbridge
@ -76,6 +76,6 @@ chip northbridge/amd/agesa/family14/root_complex
device pci 18.4 on end
device pci 18.5 on end
end #chip northbridge/amd/agesa/family14 # CPU side of HT root complex
end #pci_domain
end #domain
end #northbridge/amd/agesa/family14/root_complex

View File

@ -28,7 +28,7 @@ chip northbridge/intel/e7505
end
end
device pci_domain 0 on
device domain 0 on
device pci 0.0 on end # Chipset host controller
device pci 0.1 on end # Host RASUM controller
device pci 2.0 on # Hub interface B
@ -86,5 +86,5 @@ chip northbridge/intel/e7505
device pci 1f.5 on end # AC97 Audio
device pci 1f.6 off end # AC97 Modem
end # SB
end # PCI_DOMAIN
end # PCI domain
end

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdk8/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x161f 0x3016 inherit
chip northbridge/amd/amdk8
device pci 18.0 on # northbridge

View File

@ -1,5 +1,5 @@
chip northbridge/amd/lx
device pci_domain 0 on
device domain 0 on
device pci 1.0 on end # Northbridge
device pci 1.1 on end # Graphics
chip southbridge/amd/cs5536

View File

@ -1,5 +1,5 @@
chip northbridge/amd/gx1 # Northbridge
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
chip southbridge/amd/cs5530 # Southbridge
device pci 0f.0 on end # Ethernet

View File

@ -1,5 +1,5 @@
chip northbridge/amd/gx1 # Northbridge
device pci_domain 0 on
device domain 0 on
device pci 0.0 on end # Host bridge
chip southbridge/amd/cs5530 # Southbridge
device pci 0f.0 off end # Ethernet (Realtek RTL8139B)

View File

@ -15,7 +15,7 @@ chip northbridge/amd/amdk8/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x3060 inherit
chip northbridge/amd/amdk8
device pci 18.0 on # southbridge
@ -127,6 +127,6 @@ chip northbridge/amd/amdk8/root_complex
device pci 18.2 on end
device pci 18.3 on end
end #northbridge/amd/amdk8
end #pci_domain
end #domain
end #northbridge/amd/amdk8/root_complex

View File

@ -22,7 +22,7 @@ chip northbridge/amd/agesa/family14/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x1510 inherit
chip northbridge/amd/agesa/family14 # CPU side of HT root complex
# device pci 18.0 on # northbridge
@ -128,6 +128,6 @@ chip northbridge/amd/agesa/family14/root_complex
device pci 18.6 on end
device pci 18.7 on end
end #chip northbridge/amd/agesa/family14 # CPU side of HT root complex
end #pci_domain
end #domain
end #northbridge/amd/agesa/family14/root_complex

View File

@ -5,7 +5,7 @@ chip northbridge/amd/amdk8/root_complex # Root complex
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
subsystemid 0x1043 0x815a inherit
chip northbridge/amd/amdk8 # Northbridge / RAM controller
device pci 18.0 on # Link 0 == LDT 0

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdk8/root_complex # Root complex
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
subsystemid 1043 0 inherit
chip northbridge/amd/amdk8 # mc0
device pci 18.0 on # Northbridge

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdk8/root_complex # Root complex
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
subsystemid 0x1043 0 inherit
chip northbridge/amd/amdk8 # mc0
device pci 18.0 on # Northbridge

View File

@ -28,7 +28,7 @@ chip northbridge/intel/i5000
end
end
device pci_domain 0 on
device domain 0 on
device pci 00.0 on # Host bridge
subsystemid 0x1043 0x81db
end

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdk8/root_complex # Root complex
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
subsystemid 0x1043 0 inherit
chip northbridge/amd/amdk8 # mc0
device pci 18.0 on # Northbridge

View File

@ -24,7 +24,7 @@ chip northbridge/amd/amdk8/root_complex # Root complex
device lapic 0 on end # Local APIC of the CPU
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
subsystemid 0x1043 0x8239 inherit
chip northbridge/amd/amdk8 # Northbridge / RAM controller
device pci 18.0 on # Link 0 == LDT 0

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdk8/root_complex # Root complex
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
subsystemid 0x1043 0 inherit
chip northbridge/amd/amdk8 # mc0
device pci 18.0 on # Northbridge

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdk8/root_complex # Root complex
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
subsystemid 0x1043 0 inherit
chip northbridge/amd/amdk8 # mc0
device pci 18.0 on # Northbridge

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1043 0x83f1 inherit
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
@ -102,5 +102,5 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.3 on end
device pci 18.4 on end
end # chip northbridge
end #pci_domain
end #domain
end # northbridge/amd/amdfam10/root_complex

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1043 0x83a2 inherit
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
@ -102,5 +102,5 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.3 on end
device pci 18.4 on end
end # chip northbridge
end #pci_domain
end #domain
end # northbridge/amd/amdfam10/root_complex

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1043 0x83a2 inherit
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
@ -104,5 +104,5 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.3 on end
device pci 18.4 on end
end # chip northbridge
end #pci_domain
end #domain
end # northbridge/amd/amdfam10/root_complex

View File

@ -5,7 +5,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1043 0x843e inherit #TODO: Set the correctly subsystem id.
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
@ -120,5 +120,5 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.3 on end
device pci 18.4 on end
end
end #pci_domain
end #domain
end

View File

@ -4,7 +4,7 @@ chip northbridge/intel/i82810 # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Graphics Memory Controller Hub (GMCH)
device pci 1.0 on end # Chipset Graphics Controller (CGC)
chip southbridge/intel/i82801ax # Southbridge

View File

@ -1,5 +1,5 @@
chip northbridge/intel/i82810
device pci_domain 0 on
device domain 0 on
device pci 0.0 on end # Host bridge
device pci 1.0 on # Onboard Video
# device pci 1.0 on end

View File

@ -7,7 +7,7 @@ chip northbridge/intel/i440bx # Northbridge
device lapic 1 on end # Local APIC of CPU 1
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
device pci 1.0 on end # PCI/AGP bridge
chip southbridge/intel/i82371eb # Southbridge

View File

@ -7,7 +7,7 @@ chip northbridge/intel/i440bx # Northbridge
device lapic 1 on end # Local APIC of CPU 1
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
device pci 1.0 on end # PCI/AGP bridge
chip southbridge/intel/i82371eb # Southbridge

View File

@ -4,7 +4,7 @@ chip northbridge/intel/i440bx # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
device pci 1.0 on end # PCI/AGP bridge
chip southbridge/intel/i82371eb # Southbridge

View File

@ -4,7 +4,7 @@ chip northbridge/intel/i440bx # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
device pci 1.0 on end # PCI/AGP bridge
chip southbridge/intel/i82371eb # Southbridge

View File

@ -4,7 +4,7 @@ chip northbridge/intel/i440bx # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
device pci 1.0 on end # PCI/AGP bridge
chip southbridge/intel/i82371eb # Southbridge

View File

@ -4,7 +4,7 @@ chip northbridge/intel/i440bx # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
device pci 1.0 on end # PCI/AGP bridge
chip southbridge/intel/i82371eb # Southbridge

View File

@ -5,7 +5,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1612 0x3060 inherit #TODO: Set the correctly subsystem id.
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
@ -107,5 +107,5 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.3 on end
device pci 18.4 on end
end
end #pci_domain
end #domain
end

View File

@ -1,5 +1,5 @@
chip northbridge/amd/gx1 # Northbridge
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
chip southbridge/amd/cs5530 # Southbridge
device pci 12.0 on # ISA bridge

View File

@ -4,7 +4,7 @@ chip northbridge/intel/i440bx # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
device pci 1.0 on end # PCI/AGP bridge
chip southbridge/intel/i82371eb # Southbridge

View File

@ -1,5 +1,5 @@
chip northbridge/amd/lx
device pci_domain 0 on
device domain 0 on
device pci 1.0 on end # Northbridge
device pci 1.1 on end # Graphics
device pci 1.2 on end # AES

View File

@ -1,5 +1,5 @@
chip northbridge/amd/gx1 # Northbridge
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
chip southbridge/amd/cs5530 # Southbridge
device pci 0f.0 on end # Ethernet (onboard)

View File

@ -1,5 +1,5 @@
chip northbridge/via/cn700 # Northbridge
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # AGP Bridge
device pci 0.1 on end # Error Reporting
device pci 0.2 on end # Host Bus Control

View File

@ -1,5 +1,5 @@
chip northbridge/rdc/r8610
device pci_domain 0 on
device domain 0 on
device pci 0.0 on end
chip southbridge/rdc/r8610 # Southbridge
device pci 7.0 on end # SB

View File

@ -4,7 +4,7 @@ chip northbridge/intel/i440bx # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
device pci 1.0 on end # PCI/AGP bridge
chip southbridge/intel/i82371eb # Southbridge

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdk8/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x161f 0x3050 inherit
chip northbridge/amd/amdk8
device pci 18.0 on # northbridge
@ -118,7 +118,7 @@ chip northbridge/amd/amdk8/root_complex
end
end #pci_domain
end #domain
# chip drivers/generic/debug
# device pnp 0.0 off end # chip name
# device pnp 0.1 on end # pci_regs_all

View File

@ -4,7 +4,7 @@ chip northbridge/intel/i440bx # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
device pci 1.0 on end # PCI/AGP bridge
device pci a.0 on end # NIC (onboard)

View File

@ -1,5 +1,5 @@
chip northbridge/intel/i855
device pci_domain 0 on
device domain 0 on
device pci 0.0 on end
device pci 1.0 on end
chip southbridge/intel/i82801dx

View File

@ -1,5 +1,5 @@
chip cpu/amd/sc520
device pci_domain 0 on
device domain 0 on
device pci 0.0 on end
device pci 12.0 on end # enet
device pci 14.0 on end # 69000

View File

@ -1,5 +1,5 @@
chip northbridge/amd/lx
device pci_domain 0 on
device domain 0 on
device pci 1.0 on end
device pci 1.1 on end
chip southbridge/amd/cs5536

View File

@ -1,5 +1,5 @@
chip northbridge/amd/gx1
device pci_domain 0 on
device domain 0 on
device pci 0.0 on end
chip southbridge/amd/cs5530
device pci 12.0 on

View File

@ -24,7 +24,7 @@ chip northbridge/intel/i82810 # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Graphics Memory Controller Hub (GMCH)
device pci 1.0 on end # Chipset Graphics Controller (CGC)
chip southbridge/intel/i82801ax # Southbridge

View File

@ -1,5 +1,5 @@
chip mainboard/emulation/qemu-x86
device pci_domain 0 on
device domain 0 on
device pci 0.0 on end
chip southbridge/intel/i82371eb # southbridge

View File

@ -138,7 +138,7 @@ static struct device_operations pci_domain_ops = {
static void enable_dev(struct device *dev)
{
/* Set the operations if it is a special bus type */
if (dev->path.type == DEVICE_PATH_PCI_DOMAIN) {
if (dev->path.type == DEVICE_PATH_DOMAIN) {
dev->ops = &pci_domain_ops;
pci_set_method(dev);
}

View File

@ -27,7 +27,7 @@ chip northbridge/intel/i945
end
end
device pci_domain 0 on
device domain 0 on
device pci 00.0 on end # host bridge
# autodetect:
#device pci 01.0 off end # i945 PCIe root port

View File

@ -4,7 +4,7 @@ chip northbridge/intel/i440bx # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
device pci 1.0 on end # PCI/AGP bridge
chip southbridge/intel/i82371eb # Southbridge

View File

@ -4,7 +4,7 @@ chip northbridge/intel/i440bx # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Host bridge
device pci 1.0 on end # PCI/AGP bridge
chip southbridge/intel/i82371eb # Southbridge

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdk8/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1039 0x1234 inherit
chip northbridge/amd/amdk8 #mc0
device pci 18.0 on

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdk8/root_complex # Root complex
device lapic 0 on end # Local APIC of the CPU
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
subsystemid 0x1022 0x2b80 inherit
chip northbridge/amd/amdk8 # Northbridge / RAM controller
device pci 18.0 on # Link 0 == LDT 0

View File

@ -5,7 +5,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x3060 inherit
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
@ -110,6 +110,6 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.3 on end
device pci 18.4 on end
end
end #pci_domain
end #domain
#for node 32 to node 63
end

View File

@ -5,7 +5,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x3060 inherit
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
@ -110,6 +110,6 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.3 on end
device pci 18.4 on end
end
end #pci_domain
end #domain
#for node 32 to node 63
end

View File

@ -5,7 +5,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x3060 inherit
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
@ -110,6 +110,6 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.4 on end
# device pci 00.5 on end
end
end #pci_domain
end #domain
#for node 32 to node 63
end

View File

@ -33,7 +33,7 @@ chip northbridge/intel/sandybridge
end
end
device pci_domain 0 on
device domain 0 on
device pci 00.0 on end # host bridge
device pci 01.0 off end # PCIe Bridge for discrete graphics
device pci 02.0 on end # vga controller

View File

@ -36,7 +36,7 @@ chip northbridge/intel/sandybridge
end
end
device pci_domain 0 on
device domain 0 on
device pci 00.0 on end # host bridge
device pci 02.0 on end # vga controller

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdk8/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x1022 0x7460 inherit
chip northbridge/amd/amdk8
device pci 18.0 on end # link 0

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdk8/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
chip northbridge/amd/amdk8 # northbridge
device pci 18.0 on # devices on link 0
chip southbridge/broadcom/bcm21000 # HT2100
@ -81,7 +81,7 @@ chip northbridge/amd/amdk8/root_complex
device pci 18.3 on end
end # amdk8
end #pci_domain
end #domain
end

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
chip northbridge/amd/amdfam10 # northbridge
device pci 18.0 on end
device pci 18.0 on end
@ -84,7 +84,7 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.4 on end
end # amdfam10
end #pci_domain
end #domain
end

View File

@ -5,7 +5,7 @@ chip northbridge/intel/i82810 # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on
device domain 0 on
device pci 0.0 on end # Host bridge
device pci 1.0 on end # Onboard VGA
chip southbridge/intel/i82801ax # Southbridge

View File

@ -6,7 +6,7 @@ chip northbridge/intel/i945
end
end
device pci_domain 0 on
device domain 0 on
device pci 00.0 on end # host bridge
device pci 01.0 off end # i945 PCIe root port
device pci 02.0 on end # vga controller

View File

@ -4,7 +4,7 @@ chip northbridge/amd/amdk8/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
chip northbridge/amd/amdk8
device pci 18.0 on end # LDT 0
device pci 18.0 on # LDT 1

View File

@ -5,7 +5,7 @@ chip northbridge/amd/amdk8/root_complex
end
end
device pci_domain 0 on
device domain 0 on
chip northbridge/amd/amdk8
device pci 18.0 on end # LDT 0
device pci 18.0 on # LDT 1

View File

@ -1,5 +1,5 @@
chip northbridge/amd/gx1
device pci_domain 0 on
device domain 0 on
device pci 0.0 on end
chip southbridge/amd/cs5530

View File

@ -5,7 +5,7 @@ chip northbridge/amd/amdfam10/root_complex
device lapic 0 on end
end
end
device pci_domain 0 on
device domain 0 on
chip northbridge/amd/amdfam10
device pci 18.0 on # northbridge
chip southbridge/amd/rs780
@ -66,6 +66,6 @@ chip northbridge/amd/amdfam10/root_complex
device pci 18.2 on end
device pci 18.3 on end
end
end #pci_domain
end #domain
end #root_complex

View File

@ -1,5 +1,5 @@
chip northbridge/amd/gx1
device pci_domain 0 on
device domain 0 on
device pci 0.0 on end
chip southbridge/amd/cs5530
device pci 0a.0 on end # ETH0

View File

@ -1,5 +1,5 @@
chip northbridge/amd/lx
device pci_domain 0 on
device domain 0 on
device pci 1.0 on end # Northbridge
device pci 1.1 on end # Graphics
chip southbridge/amd/cs5536

View File

@ -20,7 +20,7 @@
##
chip northbridge/amd/lx
device pci_domain 0 on
device domain 0 on
device pci 1.0 on end # Northbridge
device pci 1.1 on end # Video Adapter
device pci 1.2 on end # AES Security Block

View File

@ -20,7 +20,7 @@
##
chip northbridge/amd/lx
device pci_domain 0 on
device domain 0 on
device pci 1.0 on end # Northbridge
device pci 1.1 on end # Video Adapter
device pci 1.2 on end # AES Security Block

View File

@ -24,7 +24,7 @@ chip northbridge/intel/i82810 # Northbridge
device lapic 0 on end # APIC
end
end
device pci_domain 0 on # PCI domain
device domain 0 on # PCI domain
device pci 0.0 on end # Graphics Memory Controller Hub (GMCH)
device pci 1.0 on end # Chipset Graphics Controller (CGC)
chip southbridge/intel/i82801bx # Southbridge

View File

@ -25,7 +25,7 @@ chip northbridge/intel/i945
end
end
device pci_domain 0 on
device domain 0 on
subsystemid 0x8086 0x464c inherit
device pci 00.0 on end # host bridge
device pci 01.0 off end # i945 PCIe root port

Some files were not shown because too many files have changed in this diff Show More