GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/amd/picasso/acpi: rename sb_fch.asl to mmio.asl 

This file only contain the ACPI code describing the MMIO devices in the
FCH, so rename it to mmio.asl. This also brings the Picasso ACPI code a
bit more in line with the ACPI code of the newer SoCs.

Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Change-Id: I64490ba8e34ae1fbe6aea1ab6496b5b04ac4d0aa
Reviewed-on: https://review.coreboot.org/c/coreboot/+/75591
Reviewed-by: Raul Rangel <rrangel@chromium.org>
Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Felix Held 2023-06-01 23:03:13 +02:00
parent 78381094b2
commit 4d6c39d4f4
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0
src/soc/amd/picasso/acpi/sb_fch.asl → src/soc/amd/picasso/acpi/mmio.asl
View File

4
src/soc/amd/picasso/acpi/soc.asl
View File

@ -19,8 +19,8 @@ Scope(PCI0) {
/* Describe PCI INT[A-H] for the Southbridge */ /* Describe PCI INT[A-H] for the Southbridge */
#include <soc/amd/common/acpi/pci_int.asl> #include <soc/amd/common/acpi/pci_int.asl>
/* Describe the devices in the Southbridge */ /* Describe the MMIO devices in the FCH */
#include "sb_fch.asl" #include "mmio.asl"
/* Add GPIO library */ /* Add GPIO library */
#include <soc/amd/common/acpi/gpio_bank_lib.asl> #include <soc/amd/common/acpi/gpio_bank_lib.asl>