GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/broadwell: Use common early SPI code 

Change-Id: Ifd0e8e6d8169a762a4d17839c3fd7b7e5493a344
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/42667
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
This commit is contained in:
Angel Pons 2020-06-21 18:08:53 +02:00
parent 4c7ef81a23
commit 5403423656
1 changed files with 2 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
src/soc/intel/broadwell/bootblock/pch.c
View File

@ -10,18 +10,7 @@
#include <reg_script.h>
#include <soc/pm.h>
#include <soc/romstage.h>
/*
* Enable Prefetching and Caching.
*/
static void enable_spi_prefetch(void)
{
u8 reg8 = pci_read_config8(PCH_DEV_LPC, 0xdc);
reg8 &= ~(3 << 2);
reg8 |= (2 << 2); /* Prefetching and Caching Enabled */
pci_write_config8(PCH_DEV_LPC, 0xdc, reg8);
}
#include <southbridge/intel/common/early_spi.h>
static void map_rcba(void)
{
@ -105,7 +94,7 @@ static void pch_early_lpc(void)
void bootblock_early_southbridge_init(void)
{
map_rcba();
enable_spi_prefetch();
enable_spi_prefetching_and_caching();
enable_port80_on_lpc();
set_spi_speed();
pch_early_lpc();