GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

more chip stuff 

git-svn-id: svn://svn.coreboot.org/coreboot/trunk@989 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Greg Watson 2003-07-21 03:38:42 +00:00
parent d0580343b6
commit 54b3d233ed
2 changed files with 25 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
src/superio/NSC/pc97307/chip.h
View File

@ -1,5 +1,18 @@
#ifndef PNP_INDEX_REG
#define PNP_INDEX_REG 0x15C
#endif
#ifndef PNP_DATA_REG
#define PNP_DATA_REG 0x15D
#endif
#ifndef SIO_COM1
#define SIO_COM1_BASE 0x3F8
#endif
#ifndef SIO_COM2
#define SIO_COM2_BASE 0x2F8
#endif
struct superio_NSC_pc97307_config { struct superio_NSC_pc97307_config {
typedef struct com_ports com1; struct com_ports com1;
typedef struct lpt_ports lpt; struct lpt_ports lpt;
int port;
}; };

29
src/superio/NSC/pc97307/superio.c
View File

@ -3,19 +3,7 @@
#include <arch/io.h> #include <arch/io.h>
#include <device/chip.h> #include <device/chip.h>
#include "chip.h"
#ifndef PNP_INDEX_REG
#define PNP_INDEX_REG 0x15C
#endif
#ifndef PNP_DATA_REG
#define PNP_DATA_REG 0x15D
#endif
#ifndef SIO_COM1
#define SIO_COM1_BASE 0x3F8
#endif
#ifndef SIO_COM2
#define SIO_COM2_BASE 0x2F8
#endif
void pnp_output(char address, char data) void pnp_output(char address, char data)
{ {
@ -25,22 +13,25 @@ void pnp_output(char address, char data)
void sio_enable(struct chip *chip, enum chip_pass pass) void sio_enable(struct chip *chip, enum chip_pass pass)
{ {
struct superio_NSC_pc97307_config *conf = (struct superio_NSC_pc97307_config *)chip->chip_info;
switch (pass) { switch (pass) {
case CHIP_PRE_CONSOLE: case CHIP_PRE_CONSOLE:
/* Enable Super IO Chip */ /* Enable Super IO Chip */
pnp_output(0x07, 6); /* LD 6 = UART1 */ pnp_output(0x07, 6); /* LD 6 = UART1 */
pnp_output(0x30, 0); /* Dectivate */ pnp_output(0x30, 0); /* Dectivate */
pnp_output(0x60, chip->control->defaultport >> 8); /* IO Base */ pnp_output(0x60, conf->port >> 8); /* IO Base */
pnp_output(0x61, chip->control->defaultport & 0xFF); /* IO Base */ pnp_output(0x61, conf->port & 0xFF); /* IO Base */
pnp_output(0x30, 1); /* Activate */ pnp_output(0x30, 1); /* Activate */
break; break;
default: default:
/* nothing yet */ /* nothing yet */
break;
} }
} }
struct superio_control superio_NSC_pc97307_control = { struct chip_control superio_NSC_pc97307_control = {
enable: sio_enable, enable: sio_enable,
defaultport: SIO_COM1_BASE, name: "NSC 87307"
name: "NSC 87307"
}; };