GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix typo after r5925. 

BTW, embed the always-the-same string instead of referencing it through "%s".

Do the same for i82371EB while we're at it.

Signed-off-by: Sylvain Hitier <sylvain.hitier@gmail.com>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5940 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Sylvain Hitier 2010-10-11 23:22:24 +00:00 committed by Uwe Hermann
parent e62fc0d355
commit 5b2fd1ea15
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/southbridge/intel/i82371eb/i82371eb_ide.c
View File

@ -48,14 +48,14 @@ static void ide_init_enable(struct device *dev)
reg16 = pci_read_config16(dev, IDETIM_PRI); reg16 = pci_read_config16(dev, IDETIM_PRI);
reg16 = ONOFF(conf->ide0_enable, reg16, IDE_DECODE_ENABLE); reg16 = ONOFF(conf->ide0_enable, reg16, IDE_DECODE_ENABLE);
pci_write_config16(dev, IDETIM_PRI, reg16); pci_write_config16(dev, IDETIM_PRI, reg16);
printk(BIOS_DEBUG, "IDE: %s: %s\n", "Primary IDE interface", printk(BIOS_DEBUG, "IDE: %s IDE interface: %s\n", "Primary",
conf->ide0_enable ? "on" : "off"); conf->ide0_enable ? "on" : "off");
/* Enable/disable the secondary IDE interface. */ /* Enable/disable the secondary IDE interface. */
reg16 = pci_read_config16(dev, IDETIM_SEC); reg16 = pci_read_config16(dev, IDETIM_SEC);
reg16 = ONOFF(conf->ide1_enable, reg16, IDE_DECODE_ENABLE); reg16 = ONOFF(conf->ide1_enable, reg16, IDE_DECODE_ENABLE);
pci_write_config16(dev, IDETIM_SEC, reg16); pci_write_config16(dev, IDETIM_SEC, reg16);
printk(BIOS_DEBUG, "IDE: %s: %s\n", "Secondary IDE interface", printk(BIOS_DEBUG, "IDE: %s IDE interface: %s\n", "Secondary",
conf->ide1_enable ? "on" : "off"); conf->ide1_enable ? "on" : "off");
/* Enable access to the legacy IDE ports (both primary and secondary), /* Enable access to the legacy IDE ports (both primary and secondary),

4
src/southbridge/intel/i82801ax/i82801ax_ide.c
View File

@ -38,7 +38,7 @@ static void ide_init(struct device *dev)
reg16 &= ~IDE_DECODE_ENABLE; reg16 &= ~IDE_DECODE_ENABLE;
if (!conf || conf->ide0_enable) if (!conf || conf->ide0_enable)
reg16 |= IDE_DECODE_ENABLE; reg16 |= IDE_DECODE_ENABLE;
printk(BIOS_DEBUG, "IDE: %s: %s\n", "Primary IDE interface", printk(BIOS_DEBUG, "IDE: %s IDE interface: %s\n", "Primary",
conf->ide0_enable ? "on" : "off"); conf->ide0_enable ? "on" : "off");
pci_write_config16(dev, IDE_TIM_PRI, reg16); pci_write_config16(dev, IDE_TIM_PRI, reg16);
@ -46,7 +46,7 @@ static void ide_init(struct device *dev)
reg16 &= ~IDE_DECODE_ENABLE; reg16 &= ~IDE_DECODE_ENABLE;
if (!conf || conf->ide1_enable) if (!conf || conf->ide1_enable)
reg16 |= IDE_DECODE_ENABLE; reg16 |= IDE_DECODE_ENABLE;
printk(BIOS_DEBUG, "IDE: %s: %s\n", "Primary IDE interface", printk(BIOS_DEBUG, "IDE: %s IDE interface: %s\n", "Secondary",
conf->ide0_enable ? "on" : "off"); conf->ide0_enable ? "on" : "off");
pci_write_config16(dev, IDE_TIM_SEC, reg16); pci_write_config16(dev, IDE_TIM_SEC, reg16);
} }