remove more code
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2285 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Li-Ta Lo
parent
c1a4b2b0e5
commit
64f07fb21c
|
|
@ -19,8 +19,6 @@
|
||||||
* FIXME -- make this configurable
|
* FIXME -- make this configurable
|
||||||
*/
|
*/
|
||||||
#define RAMADJUSTMB 9
|
#define RAMADJUSTMB 9
|
||||||
/*
|
|
||||||
*/
|
|
||||||
|
|
||||||
/* todo: add a resource record. We don't do this here because this may be called when
|
/* todo: add a resource record. We don't do this here because this may be called when
|
||||||
* very little of the platform is actually working.
|
* very little of the platform is actually working.
|
||||||
|
|
@ -52,191 +50,12 @@ sizeram(void)
|
||||||
return sizem;
|
return sizem;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
||||||
/* here is programming for the various MSRs.*/
|
|
||||||
#define IM_QWAIT 0x100000
|
|
||||||
|
|
||||||
#define DMCF_WRITE_SERIALIZE_REQUEST (2<<12) /* 2 outstanding */ /* in high */
|
|
||||||
#define DMCF_SERIAL_LOAD_MISSES (2) /* enabled */
|
|
||||||
|
|
||||||
/* these are the 8-bit attributes for controlling RCONF registers */
|
|
||||||
#define CACHE_DISABLE (1<<0)
|
|
||||||
#define WRITE_ALLOCATE (1<<1)
|
|
||||||
#define WRITE_PROTECT (1<<2)
|
|
||||||
#define WRITE_THROUGH (1<<3)
|
|
||||||
#define WRITE_COMBINE (1<<4)
|
|
||||||
#define WRITE_SERIALIZE (1<<5)
|
|
||||||
|
|
||||||
/* ram has none of this stuff */
|
|
||||||
#define RAM_PROPERTIES (0)
|
|
||||||
#define DEVICE_PROPERTIES (WRITE_SERIALIZE|CACHE_DISABLE)
|
|
||||||
#define ROM_PROPERTIES (WRITE_SERIALIZE|WRITE_THROUGH|CACHE_DISABLE)
|
|
||||||
#define MSR_WS_CD_DEFAULT (0x21212121)
|
|
||||||
|
|
||||||
/* 1810-1817 give you 8 registers with which to program protection regions */
|
|
||||||
/* the are region configuration range registers, or RRCF */
|
|
||||||
/* in msr terms, the are a straight base, top address assign, since they are 4k aligned. */
|
|
||||||
/* so no left-shift needed for top or base */
|
|
||||||
#define RRCF_LOW(base,properties) (base|(1<<8)|properties)
|
|
||||||
#define RRCF_LOW_CD(base) RRCF_LOW(base, CACHE_DISABLE)
|
|
||||||
|
|
||||||
/* build initializer for P2D MSR */
|
|
||||||
#define P2D_BM(msr, pdid1, bizarro, pbase, pmask) {msr, {.hi=(pdid1<<29)|(bizarro<<28)|(pbase>>24), .lo=(pbase<<8)|pmask}}
|
|
||||||
#define P2D_BMO(msr, pdid1, bizarro, poffset, pbase, pmask) {msr, {.hi=(pdid1<<29)|(bizarro<<28)|(poffset<<8)|(pbase>>24), .lo=(pbase<<8)|pmask}}
|
|
||||||
#define P2D_R(msr, pdid1, bizarro, pmax, pmin) {msr, {.hi=(pdid1<<29)|(bizarro<<28)|(pmax>>12), .lo=(pmax<<20)|pmin}}
|
|
||||||
#define P2D_RO(msr, pdid1, bizarro, poffset, pmax, pmin) {msr, {.hi=(pdid1<<29)|(bizarro<<28)|(poffset<<8)|(pmax>>12), .lo=(pmax<<20)|pmin}}
|
|
||||||
#define P2D_SC(msr, pdid1, bizarro, wen, ren,pscbase) {msr, {.hi=(pdid1<<29)|(bizarro<<28)|(wen), .lo=(ren<<16)|(pscbase>>18)}}
|
|
||||||
#define IOD_BM(msr, pdid1, bizarro, ibase, imask) {msr, {.hi=(pdid1<<29)|(bizarro<<28)|(ibase>>12), .lo=(ibase<<20)|imask}}
|
|
||||||
#define IOD_SC(msr, pdid1, bizarro, en, wen, ren, ibase) {msr, {.hi=(pdid1<<29)|(bizarro<<28), .lo=(en<<24)|(wen<<21)|(ren<<20)|(ibase<<3)}}
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
struct msr_defaults {
|
|
||||||
int msr_no;
|
|
||||||
msr_t msr;
|
|
||||||
} msr_defaults [] = {
|
|
||||||
{0x1700, {.hi = 0, .lo = IM_QWAIT}},
|
|
||||||
{0x1800, {.hi = DMCF_WRITE_SERIALIZE_REQUEST, .lo = DMCF_SERIAL_LOAD_MISSES}},
|
|
||||||
/* 1808 will be done down below, so we have to do 180a->1817 (well, 1813 really) */
|
|
||||||
/* for 180a, for now, we assume VSM will configure it */
|
|
||||||
/* 180b is left at reset value,a0000-bffff is non-cacheable */
|
|
||||||
/* 180c, c0000-dffff is set to write serialize and non-cachable */
|
|
||||||
/* oops, 180c will be set by cpu bug handling in cpubug.c */
|
|
||||||
//{0x180c, {.hi = MSR_WS_CD_DEFAULT, .lo = MSR_WS_CD_DEFAULT}},
|
|
||||||
/* 180d is left at default, e0000-fffff is non-cached */
|
|
||||||
|
|
||||||
/* we will assume 180e, the ssm region configuration, is left at default or set by VSM */
|
|
||||||
/* we will not set 0x180f, the DMM,yet */
|
|
||||||
//{0x1810, {.hi=0xee7ff000, .lo=RRCF_LOW(0xee000000, WRITE_COMBINE|CACHE_DISABLE)}},
|
|
||||||
//{0x1811, {.hi = 0xefffb000, .lo = RRCF_LOW_CD(0xefff8000)}},
|
|
||||||
//{0x1812, {.hi = 0xefff7000, .lo = RRCF_LOW_CD(0xefff4000)}},
|
|
||||||
//{0x1813, {.hi = 0xefff3000, .lo = RRCF_LOW_CD(0xefff0000)}},
|
|
||||||
/* now for GLPCI routing */
|
|
||||||
/* GLIU0 */
|
|
||||||
P2D_BM(0x10000020, 0x1, 0x0, 0x0, 0xfff80),
|
|
||||||
P2D_BM(0x10000021, 0x1, 0x0, 0x80000, 0xfffe0),
|
|
||||||
P2D_SC(0x1000002c, 0x1, 0x0, 0x0, 0xff03, 0x3),
|
|
||||||
/* GLIU1 */
|
|
||||||
P2D_BM(0x40000020, 0x1, 0x0, 0x0, 0xfff80),
|
|
||||||
P2D_BM(0x40000021, 0x1, 0x0, 0x80000, 0xfffe0),
|
|
||||||
P2D_SC(0x4000002d, 0x1, 0x0, 0x0, 0xff03, 0x3),
|
|
||||||
{0}
|
|
||||||
};
|
|
||||||
|
|
||||||
|
|
||||||
static int
|
static int
|
||||||
setup_gx2_cache(void)
|
setup_gx2_cache(void)
|
||||||
{
|
{
|
||||||
msr_t msr;
|
|
||||||
unsigned long long val;
|
|
||||||
int sizembytes, sizereg;
|
|
||||||
|
|
||||||
sizembytes = sizeram();
|
|
||||||
#ifdef NO
|
|
||||||
printk_debug("enable_cache: enable for %dm bytes\n", sizembytes);
|
|
||||||
/* build up the rconf word. */
|
|
||||||
/* the SYSTOP bits 27:8 are actually the top bits from 31:12. Book fails to say that */
|
|
||||||
/* set romrp */
|
|
||||||
val = ((unsigned long long) ROM_PROPERTIES) << 56;
|
|
||||||
/* make rom base useful for 1M roms */
|
|
||||||
/* Flash base address -- sized for 1/2M for now*/
|
|
||||||
val |= ((unsigned long long) 0xfff800)<<36;
|
|
||||||
/* set the devrp properties */
|
|
||||||
val |= ((unsigned long long) DEVICE_PROPERTIES) << 28;
|
|
||||||
/* sigh. Take our TOM, RIGHT shift 12, since it page-aligned, then LEFT-shift 8 for reg. */
|
|
||||||
/* yank off 8M for frame buffer and 1M for VSA */
|
|
||||||
sizembytes -= RAMADJUSTMB;
|
|
||||||
sizereg = sizembytes;
|
|
||||||
sizereg *= 0x100000;
|
|
||||||
sizereg >>= 12;
|
|
||||||
sizereg <<= 8;
|
|
||||||
val |= sizereg;
|
|
||||||
val |= RAM_PROPERTIES;
|
|
||||||
msr.lo = val;
|
|
||||||
msr.hi = (val >> 32);
|
|
||||||
printk_debug("msr will be set to %x:%x\n", msr.hi, msr.lo);
|
|
||||||
wrmsr(CPU_RCONF_DEFAULT, msr);
|
|
||||||
#endif
|
|
||||||
enable_cache();
|
enable_cache();
|
||||||
wbinvd();
|
|
||||||
return sizembytes;
|
|
||||||
}
|
}
|
||||||
|
|
||||||
#define SMM_OFFSET 0x40400000
|
|
||||||
#define SMM_SIZE 256
|
|
||||||
|
|
||||||
/* we have to do this here. We have not found a nicer way to do it */
|
|
||||||
void
|
|
||||||
setup_gx2(void)
|
|
||||||
{
|
|
||||||
int i;
|
|
||||||
unsigned long tmp, tmp2, tmp3;
|
|
||||||
msr_t msr;
|
|
||||||
unsigned long sizem, membytes;
|
|
||||||
|
|
||||||
sizem = setup_gx2_cache();
|
|
||||||
|
|
||||||
membytes = sizem * 1048576;
|
|
||||||
#if 0
|
|
||||||
/* we need to set 0x10000028 and 0x40000029 */
|
|
||||||
printk_debug("sizem 0x%x, membytes 0x%x\n", sizem, membytes);
|
|
||||||
msr.hi = 0x20000000 | membytes>>24;
|
|
||||||
msr.lo = 0x100 | ( ((membytes >>12) & 0xfff) << 20);
|
|
||||||
wrmsr(0x10000028, msr);
|
|
||||||
msr.hi = 0x20000000 | membytes>>24;
|
|
||||||
msr.lo = 0x100 | ( ((membytes >>12) & 0xfff) << 20);
|
|
||||||
wrmsr(0x40000029, msr);
|
|
||||||
msr = rdmsr(0x10000028);
|
|
||||||
printk_debug("MSR 0x%x is now 0x%x:0x%x\n", 0x10000028, msr.hi,msr.lo);
|
|
||||||
msr = rdmsr(0x40000029);
|
|
||||||
printk_debug("MSR 0x%x is now 0x%x:0x%x\n", 0x40000029, msr.hi,msr.lo);
|
|
||||||
|
|
||||||
|
|
||||||
/* fixme: SMM MSR 0x10000026 and 0x400000023 */
|
|
||||||
/* calculate the OFFSET field */
|
|
||||||
tmp = membytes - SMM_OFFSET;
|
|
||||||
tmp >>= 12;
|
|
||||||
tmp <<= 8;
|
|
||||||
tmp |= 0x20000000;
|
|
||||||
tmp |= (SMM_OFFSET >> 24);
|
|
||||||
|
|
||||||
/* calculate the PBASE and PMASK fields */
|
|
||||||
tmp2 = (SMM_OFFSET << 8) & 0xFFF00000; /* shift right 12 then left 20 == left 8 */
|
|
||||||
tmp2 |= (((~(SMM_SIZE * 1024) + 1) >> 12) & 0xfffff);
|
|
||||||
printk_debug("MSR 0x%x is now 0x%x:0x%x\n", 0x10000026, tmp, tmp2);
|
|
||||||
msr.hi = tmp;
|
|
||||||
msr.lo = tmp2;
|
|
||||||
wrmsr(0x10000026, msr);
|
|
||||||
#else
|
|
||||||
msr.hi = 0x2000000f;
|
|
||||||
msr.lo = 0xfbf00100;
|
|
||||||
wrmsr(0x10000028, msr);
|
|
||||||
msr = rdmsr(0x10000028);
|
|
||||||
printk_debug("MSR 0x%x is now 0x%x:0x%x\n", 0x10000028, msr.hi, msr.lo);
|
|
||||||
wrmsr(0x40000029, msr);
|
|
||||||
msr = rdmsr(0x40000029);
|
|
||||||
printk_debug("MSR 0x%x is now 0x%x:0x%x\n", 0x40000029, msr.hi, msr.lo);
|
|
||||||
|
|
||||||
msr.hi = 0x2cfbc040;
|
|
||||||
msr.lo = 0x400fffc0;
|
|
||||||
wrmsr(0x10000026, msr);
|
|
||||||
msr = rdmsr(0x10000026);
|
|
||||||
printk_debug("MSR 0x%x is now 0x%x:0x%x\n", 0x10000026, msr.hi, msr.lo);
|
|
||||||
|
|
||||||
msr.hi = 0x22fffc02;
|
|
||||||
msr.lo = 0x10ffbf00;
|
|
||||||
wrmsr(0x1808, msr);
|
|
||||||
msr = rdmsr(0x1808);
|
|
||||||
printk_debug("MSR 0x%x is now 0x%x:0x%x\n", 0x1808, msr.hi, msr.lo);
|
|
||||||
#endif
|
|
||||||
/* now do the default MSR values */
|
|
||||||
for(i = 0; msr_defaults[i].msr_no; i++) {
|
|
||||||
msr_t msr;
|
|
||||||
wrmsr(msr_defaults[i].msr_no, msr_defaults[i].msr);
|
|
||||||
msr = rdmsr(msr_defaults[i].msr_no);
|
|
||||||
printk_debug("MSR 0x%x is now 0x%x:0x%x\n", msr_defaults[i].msr_no, msr.hi,msr.lo);
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
static void enable_shadow(device_t dev)
|
static void enable_shadow(device_t dev)
|
||||||
{
|
{
|
||||||
|
|
@ -418,7 +237,6 @@ static void enable_dev(struct device *dev)
|
||||||
northbridgeinit();
|
northbridgeinit();
|
||||||
cpubug();
|
cpubug();
|
||||||
chipsetinit();
|
chipsetinit();
|
||||||
//setup_gx2();
|
|
||||||
setup_gx2_cache();
|
setup_gx2_cache();
|
||||||
/* do this here for now -- this chip really breaks our device model */
|
/* do this here for now -- this chip really breaks our device model */
|
||||||
setup_realmode_idt();
|
setup_realmode_idt();
|
||||||
|
|
|
||||||
|
|
@ -22,26 +22,38 @@ struct gliutable {
|
||||||
};
|
};
|
||||||
|
|
||||||
struct gliutable gliu0table[] = {
|
struct gliutable gliu0table[] = {
|
||||||
{.desc_name=MSR_GLIU0_BASE1, .desc_type= BM,.hi= MSR_MC + 0x0,.lo= 0x0FFF80}, /* 0-7FFFF to MC*/
|
/* 0x00000-0x7FFFF to MC */
|
||||||
{.desc_name=MSR_GLIU0_BASE2, .desc_type= BM,.hi= MSR_MC + 0x0,.lo=(0x80 << 20) + 0x0FFFE0}, /* 80000-9ffff to Mc*/
|
{.desc_name = MSR_GLIU0_BASE1, .desc_type = BM, .hi = MSR_MC + 0x0,.lo = 0xFFF80},
|
||||||
{.desc_name=MSR_GLIU0_SHADOW,.desc_type= SC_SHADOW,.hi= MSR_MC + 0x0,.lo= 0x03}, /* C0000-Fffff split to MC and PCI (sub decode) A0000-Bffff handled by SoftVideo*/
|
/* 0x80000-0x9ffff to Mc */
|
||||||
{.desc_name=MSR_GLIU0_SYSMEM,.desc_type= R_SYSMEM,.hi= MSR_MC,.lo= 0x0}, /* Catch and fix dynamicly.*/
|
{.desc_name = MSR_GLIU0_BASE2, .desc_type = BM, .hi = MSR_MC + 0x0,.lo = (0x80 << 20) + 0xFFFE0},
|
||||||
{.desc_name=MSR_GLIU0_DMM, .desc_type= BMO_DMM,.hi= MSR_MC,.lo= 0x0}, /* Catch and fix dynamicly.*/
|
/* 0xc0000-0xfffff split to MC and PCI (sub decode) A0000-Bffff handled by SoftVideo */
|
||||||
{.desc_name=MSR_GLIU0_SMM, .desc_type= BMO_SMM,.hi= MSR_MC,.lo= 0x0}, /* Catch and fix dynamicly.*/
|
{.desc_name = MSR_GLIU0_SHADOW, .desc_type = SC_SHADOW,.hi = MSR_MC + 0x0,.lo= 0x03},
|
||||||
|
/* Catch and fix dynamicly.*/
|
||||||
|
{.desc_name = MSR_GLIU0_SYSMEM, .desc_type = R_SYSMEM, .hi = MSR_MC, .lo= 0x0},
|
||||||
|
/* Catch and fix dynamicly.*/
|
||||||
|
{.desc_name = MSR_GLIU0_DMM, .desc_type = BMO_DMM, .hi = MSR_MC,.lo = 0x0},
|
||||||
|
/* Catch and fix dynamicly.*/
|
||||||
|
{.desc_name = MSR_GLIU0_SMM, .desc_type = BMO_SMM, .hi = MSR_MC,.lo = 0x0},
|
||||||
{.desc_name = GLIU0_GLD_MSR_COH,.desc_type = OTHER, .hi = 0x0, .lo = GL0_CPU},
|
{.desc_name = GLIU0_GLD_MSR_COH,.desc_type = OTHER, .hi = 0x0, .lo = GL0_CPU},
|
||||||
{.desc_name = GL_END, .desc_type = GL_END, .hi = 0x0, .lo = 0x0},
|
{.desc_name = GL_END, .desc_type = GL_END, .hi = 0x0, .lo = 0x0},
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
||||||
struct gliutable gliu1table[] = {
|
struct gliutable gliu1table[] = {
|
||||||
{.desc_name=MSR_GLIU1_BASE1,.desc_type= BM,.hi= MSR_GL0 + 0x0,.lo= 0x0FFF80}, /* 0-7FFFF to MC*/
|
/* 0x00000-0x7FFFF to GLIU0 */
|
||||||
{.desc_name=MSR_GLIU1_BASE2,.desc_type= BM,.hi= MSR_GL0 + 0x0,.lo= (0x80 << 20) +0x0FFFE0}, /* 80000-9ffff to Mc*/
|
{.desc_name = MSR_GLIU1_BASE1, .desc_type = BM, .hi = MSR_GL0 + 0x0,.lo= 0x0FFF80},
|
||||||
{.desc_name=MSR_GLIU1_SHADOW,.desc_type= SC_SHADOW,.hi= MSR_GL0 + 0x0,.lo= 0x03},/* C0000-Fffff split to MC and PCI (sub decode)*/
|
/* 0x80000-0x9ffff to GLIU0 */
|
||||||
{.desc_name=MSR_GLIU1_SYSMEM,.desc_type= R_SYSMEM,.hi= MSR_GL0,.lo= 0x0}, /* Cat0xc and fix dynamicly.*/
|
{.desc_name = MSR_GLIU1_BASE2, .desc_type = BM, .hi = MSR_GL0 + 0x0,.lo= (0x80 << 20) +0x0FFFE0},
|
||||||
{.desc_name=MSR_GLIU1_DMM,.desc_type= BM_DMM,.hi= MSR_GL0,.lo= 0x0}, /* Cat0xc and fix dynamicly.*/
|
/* 0xc0000-0xfffff split to MC and PCI (sub decode) A0000-Bffff handled by SoftVideo */
|
||||||
{.desc_name=MSR_GLIU1_SMM,.desc_type= BM_SMM,.hi= MSR_GL0,.lo= 0x0}, /* Cat0xc and fix dynamicly.*/
|
{.desc_name = MSR_GLIU1_SHADOW,.desc_type= SC_SHADOW,.hi= MSR_GL0 + 0x0,.lo= 0x03},
|
||||||
|
/* Cat0xc and fix dynamicly.*/
|
||||||
|
{.desc_name = MSR_GLIU1_SYSMEM,. desc_type = R_SYSMEM,.hi= MSR_GL0,.lo= 0x0},
|
||||||
|
/* Cat0xc and fix dynamicly.*/
|
||||||
|
{.desc_name = MSR_GLIU1_DMM,.desc_type= BM_DMM,.hi= MSR_GL0,.lo= 0x0},
|
||||||
|
/* Cat0xc and fix dynamicly.*/
|
||||||
|
{.desc_name = MSR_GLIU1_SMM,.desc_type= BM_SMM,.hi= MSR_GL0,.lo= 0x0},
|
||||||
{.desc_name = GLIU1_GLD_MSR_COH,.desc_type= OTHER,.hi= 0x0,.lo= GL1_GLIU0},
|
{.desc_name = GLIU1_GLD_MSR_COH,.desc_type= OTHER,.hi= 0x0,.lo= GL1_GLIU0},
|
||||||
{.desc_name=MSR_GLIU1_FPU_TRAP,.desc_type= SCIO,.hi= (GL1_GLCP << 29) + 0x0,.lo= 0x033000F0}, /* FooGlue FPU 0xF0*/
|
/* FooGlue FPU 0xF0*/
|
||||||
|
{.desc_name = MSR_GLIU1_FPU_TRAP,.desc_type= SCIO,.hi= (GL1_GLCP << 29) + 0x0,.lo= 0x033000F0},
|
||||||
{.desc_name = GL_END,.desc_type= GL_END,.hi= 0x0,.lo= 0x0},
|
{.desc_name = GL_END,.desc_type= GL_END,.hi= 0x0,.lo= 0x0},
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
@ -258,8 +270,8 @@ SMMGL1Init(struct gliutable *gl) {
|
||||||
}
|
}
|
||||||
|
|
||||||
static void
|
static void
|
||||||
GLIUInit(struct gliutable *gl){
|
GLIUInit(struct gliutable *gl)
|
||||||
|
{
|
||||||
while (gl->desc_type != GL_END){
|
while (gl->desc_type != GL_END){
|
||||||
switch(gl->desc_type){
|
switch(gl->desc_type){
|
||||||
default:
|
default:
|
||||||
|
|
|
||||||
|
|
@ -51,6 +51,8 @@ struct msr_defaults {
|
||||||
int msr_no;
|
int msr_no;
|
||||||
unsigned long hi, lo;
|
unsigned long hi, lo;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
||||||
const struct msr_defaults msr_defaults [] = {
|
const struct msr_defaults msr_defaults [] = {
|
||||||
{0x1700, .hi = 0, .lo = IM_QWAIT},
|
{0x1700, .hi = 0, .lo = IM_QWAIT},
|
||||||
{0x1800, .hi = DMCF_WRITE_SERIALIZE_REQUEST, .lo = DMCF_SERIAL_LOAD_MISSES},
|
{0x1800, .hi = DMCF_WRITE_SERIALIZE_REQUEST, .lo = DMCF_SERIAL_LOAD_MISSES},
|
||||||
|
|
@ -95,10 +97,7 @@ const struct msr_defaults msr_defaults [] = {
|
||||||
#define SMM_OFFSET 0x40400000
|
#define SMM_OFFSET 0x40400000
|
||||||
#define SMM_SIZE 256
|
#define SMM_SIZE 256
|
||||||
|
|
||||||
/*
|
|
||||||
* FixME: MSR 0x10000028, 0x40000029 are reprogrammed by SysmemInit()
|
|
||||||
* 0x10000026 and 0x400000023 are reprogrammed by SMMGL0Init() and SMMGL1Init()
|
|
||||||
*/
|
|
||||||
void
|
void
|
||||||
setup_gx2(void)
|
setup_gx2(void)
|
||||||
{
|
{
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue