mainboard/google/reef: Disable CLKREQ of unused PCIe root ports
1. Removes PCIe blocker for S0ix. 2. Set the correct PCIe root port for wifi/bt on EVT. 3. Turn off CLKREQs of unused PCIe root ports to power gate the IP. Change-Id: Iefd8869688d3a44b435dab9fc792275cd7f7e091 Signed-off-by: Venkateswarlu Vinjamuri <venkateswarlu.v.vinjamuri@intel.com> Reviewed-on: https://review.coreboot.org/16557 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
91aea428b5
commit
6584973bdc
|
@ -4,7 +4,14 @@ chip soc/intel/apollolake
|
||||||
device lapic 0 on end
|
device lapic 0 on end
|
||||||
end
|
end
|
||||||
|
|
||||||
register "pcie_rp4_clkreq_pin" = "0" # wifi/bt
|
register "pcie_rp0_clkreq_pin" = "0" # wifi/bt
|
||||||
|
# Disable unused clkreq of PCIe root ports
|
||||||
|
register "pcie_rp1_clkreq_pin" = "CLKREQ_DISABLED"
|
||||||
|
register "pcie_rp2_clkreq_pin" = "CLKREQ_DISABLED"
|
||||||
|
register "pcie_rp3_clkreq_pin" = "CLKREQ_DISABLED"
|
||||||
|
register "pcie_rp4_clkreq_pin" = "CLKREQ_DISABLED"
|
||||||
|
register "pcie_rp5_clkreq_pin" = "CLKREQ_DISABLED"
|
||||||
|
|
||||||
|
|
||||||
# EMMC TX DATA Delay 1
|
# EMMC TX DATA Delay 1
|
||||||
# Refer to EDS-Vol2-22.3.
|
# Refer to EDS-Vol2-22.3.
|
||||||
|
|
Loading…
Reference in New Issue