rambi: Disable HSUART2 and SPI interfaces
Not used currently on rambi board. Disable in case it saves power. BUG=chrome-os-partner:23862 BRANCH=none TEST=build and boot on rambi Change-Id: Idb870c2cfa88cb6c3f1ada3caf0db566e33ec1eb Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/180084 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/5020 Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Tested-by: build bot (Jenkins)
This commit is contained in:
parent
7e647f596c
commit
73c0a05bc7
|
@ -75,8 +75,8 @@ chip soc/intel/baytrail
|
|||
device pci 1e.1 off end # PWM1
|
||||
device pci 1e.2 off end # PWM2
|
||||
device pci 1e.3 off end # HSUART1
|
||||
device pci 1e.4 on end # HSUART2
|
||||
device pci 1e.5 on end # SPI
|
||||
device pci 1e.4 off end # HSUART2
|
||||
device pci 1e.5 off end # SPI
|
||||
device pci 1f.0 on
|
||||
chip ec/google/chromeec
|
||||
# We only have one init function that
|
||||
|
|
Loading…
Reference in New Issue