GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mainboard: complete the sb800 devicetree even device is off 

sb800 cimx entry sb_Before_Pci_Init was called in the device 16.2
enable_dev() function. If the devicetree don't have this device,
then sb_Before_Pci_Init will not get called.

Change-Id: I76ebad842e90b0f740abbec031165d7c39a80abf
Signed-off-by: Kerry Sheh <kerry.she@amd.com>
Signed-off-by: Kerry Sheh <shekairui@gmail.com>
Reviewed-on: http://review.coreboot.org/230
Tested-by: build bot (Jenkins)
Reviewed-by: Marc Jones <marcj303@gmail.com>
This commit is contained in:
Kerry Sheh 2011-10-10 19:19:46 +08:00 committed by Marc Jones
parent 4e9c4c8cc2
commit 75df1062a1
3 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/mainboard/amd/inagua/devicetree.cb
View File

@ -71,6 +71,8 @@ chip northbridge/amd/agesa/family14/root_complex
device pci 15.1 on end # PCIe PortB device pci 15.1 on end # PCIe PortB
device pci 15.2 on end # PCIe PortC device pci 15.2 on end # PCIe PortC
device pci 15.3 on end # PCIe PortD device pci 15.3 on end # PCIe PortD
device pci 16.0 off end # OHCI USB3
device pci 16.2 off end # EHCI USB3
register "gpp_configuration" = "4" #1:1:1:1 register "gpp_configuration" = "4" #1:1:1:1
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
end #southbridge/amd/cimx/sb800 end #southbridge/amd/cimx/sb800

2
src/mainboard/asrock/e350m1/devicetree.cb
View File

@ -103,6 +103,8 @@ chip northbridge/amd/agesa/family14/root_complex
device pci 15.1 on end # PCIe PortB: NIC device pci 15.1 on end # PCIe PortB: NIC
device pci 15.2 on end # PCIe PortC: USB3 device pci 15.2 on end # PCIe PortC: USB3
device pci 15.3 off end # PCIe PortD device pci 15.3 off end # PCIe PortD
device pci 16.0 off end # OHCI USB3
device pci 16.2 off end # EHCI USB3
# gpp_configuration options # gpp_configuration options
#0000: PortA lanes[3:0] #0000: PortA lanes[3:0]

4
src/southbridge/amd/cimx/sb800/late.c
View File

@ -419,7 +419,9 @@ static void sb800_enable(device_t dev)
case (0x16 << 3) | 2: /* 0:16:2 EHCI-USB3 */ case (0x16 << 3) | 2: /* 0:16:2 EHCI-USB3 */
sb_config->USBMODE.UsbMode.Ehci3 = dev->enabled; sb_config->USBMODE.UsbMode.Ehci3 = dev->enabled;
/* the last sb800 device */ /* call the CIMX entry at the last sb800 device,
* so make sure the mainboard devicetree is complete
*/
sb_Before_Pci_Init(); sb_Before_Pci_Init();
break; break;