GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Merge some parts of the i945 review (trivial): 

* fix \r\n occurence in i945 code
* drop early TOLUD write
* fix 16bit BCTRL1 access

Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3741 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Stefan Reinauer 2008-11-10 15:43:37 +00:00 committed by Stefan Reinauer
parent fb9f35d36b
commit 779b3e3129
4 changed files with 91 additions and 90 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

35
src/northbridge/intel/i945/early_init.c
View File

@ -22,14 +22,14 @@
static int i945_silicon_revision(void) static int i945_silicon_revision(void)
{ {
return pci_read_config8(PCI_DEV(0, 0x00, 0), 8); return pci_read_config8(PCI_DEV(0, 0x00, 0), PCI_CLASS_REVISION);
} }
static void i945_detect_chipset(void) static void i945_detect_chipset(void)
{ {
u8 reg8; u8 reg8;
printk_info("\r\n"); printk_info("\n");
reg8 = (pci_read_config8(PCI_DEV(0, 0x00, 0), 0xe7) & 0x70) >> 4; reg8 = (pci_read_config8(PCI_DEV(0, 0x00, 0), 0xe7) & 0x70) >> 4;
switch (reg8) { switch (reg8) {
case 1: case 1:
@ -50,7 +50,7 @@ static void i945_detect_chipset(void)
default: default:
printk_info("Unknown (%02x)", reg8); /* Others reserved. */ printk_info("Unknown (%02x)", reg8); /* Others reserved. */
} }
printk_info(" Chipset\r\n"); printk_info(" Chipset\n");
printk_debug("(G)MCH capable of up to FSB "); printk_debug("(G)MCH capable of up to FSB ");
reg8 = (pci_read_config8(PCI_DEV(0, 0x00, 0), 0xe3) & 0xe0) >> 5; reg8 = (pci_read_config8(PCI_DEV(0, 0x00, 0), 0xe3) & 0xe0) >> 5;
@ -67,7 +67,7 @@ static void i945_detect_chipset(void)
default: default:
printk_debug("N/A MHz (%02x)", reg8); printk_debug("N/A MHz (%02x)", reg8);
} }
printk_debug("\r\n"); printk_debug("\n");
printk_debug("(G)MCH capable of "); printk_debug("(G)MCH capable of ");
reg8 = (pci_read_config8(PCI_DEV(0, 0x00, 0), 0xe4) & 0x07); reg8 = (pci_read_config8(PCI_DEV(0, 0x00, 0), 0xe4) & 0x07);
@ -84,7 +84,7 @@ static void i945_detect_chipset(void)
default: default:
printk_info("unknown max. RAM clock (%02x).", reg8); /* Others reserved. */ printk_info("unknown max. RAM clock (%02x).", reg8); /* Others reserved. */
} }
printk_debug("\r\n"); printk_debug("\n");
} }
static void i945_setup_bars(void) static void i945_setup_bars(void)
@ -94,7 +94,7 @@ static void i945_setup_bars(void)
/* As of now, we don't have all the A0 workarounds implemented */ /* As of now, we don't have all the A0 workarounds implemented */
if (i945_silicon_revision() == 0) if (i945_silicon_revision() == 0)
printk_info printk_info
("Warning: i945 silicon revision A0 might not work correctly.\r\n"); ("Warning: i945 silicon revision A0 might not work correctly.\n");
/* Setting up Southbridge. In the northbridge code. */ /* Setting up Southbridge. In the northbridge code. */
printk_debug("Setting up static southbridge registers..."); printk_debug("Setting up static southbridge registers...");
@ -106,12 +106,12 @@ static void i945_setup_bars(void)
pci_write_config32(PCI_DEV(0, 0x1f, 0), GPIOBASE, DEFAULT_GPIOBASE | 1); pci_write_config32(PCI_DEV(0, 0x1f, 0), GPIOBASE, DEFAULT_GPIOBASE | 1);
pci_write_config8(PCI_DEV(0, 0x1f, 0), 0x4c /* GC */ , 0x10); /* Enable GPIOs */ pci_write_config8(PCI_DEV(0, 0x1f, 0), 0x4c /* GC */ , 0x10); /* Enable GPIOs */
setup_ich7_gpios(); setup_ich7_gpios();
printk_debug(" done.\r\n"); printk_debug(" done.\n");
printk_debug("Disabling Watchdog reboot..."); printk_debug("Disabling Watchdog reboot...");
RCBA32(GCS) = (RCBA32(0x3410)) | (1 << 5); /* No reset */ RCBA32(GCS) = (RCBA32(0x3410)) | (1 << 5); /* No reset */
outw((1 << 11), DEFAULT_PMBASE | 0x60 | 0x08); /* halt timer */ outw((1 << 11), DEFAULT_PMBASE | 0x60 | 0x08); /* halt timer */
printk_debug(" done.\r\n"); printk_debug(" done.\n");
printk_debug("Setting up static northbridge registers..."); printk_debug("Setting up static northbridge registers...");
/* Set up all hardcoded northbridge BARs */ /* Set up all hardcoded northbridge BARs */
@ -135,10 +135,8 @@ static void i945_setup_bars(void)
pci_write_config8(PCI_DEV(0, 0x00, 0), PAM5, 0x33); pci_write_config8(PCI_DEV(0, 0x00, 0), PAM5, 0x33);
pci_write_config8(PCI_DEV(0, 0x00, 0), PAM6, 0x33); pci_write_config8(PCI_DEV(0, 0x00, 0), PAM6, 0x33);
pci_write_config8(PCI_DEV(0, 0x00, 0), TOLUD, 0x40); /* 1G XXX dynamic! */
pci_write_config32(PCI_DEV(0, 0x00, 0), SKPAD, 0xcafebabe); pci_write_config32(PCI_DEV(0, 0x00, 0), SKPAD, 0xcafebabe);
printk_debug(" done.\r\n"); printk_debug(" done.\n");
/* Wait for MCH BAR to come up */ /* Wait for MCH BAR to come up */
printk_debug("Waiting for MCHBAR to come up..."); printk_debug("Waiting for MCHBAR to come up...");
@ -147,7 +145,7 @@ static void i945_setup_bars(void)
reg8 = *(volatile u8 *)0xfed40000; reg8 = *(volatile u8 *)0xfed40000;
} while (!(reg8 & 0x80)); } while (!(reg8 & 0x80));
} }
printk_debug("ok\r\n"); printk_debug("ok\n");
} }
static void i945_setup_egress_port(void) static void i945_setup_egress_port(void)
@ -440,24 +438,23 @@ static void i945_setup_pci_express_x16(void)
u32 timeout; u32 timeout;
u32 reg32; u32 reg32;
u16 reg16; u16 reg16;
u8 reg8;
/* For now we just disable the x16 link */ /* For now we just disable the x16 link */
printk_debug("Disabling PCI Express x16 Link\n"); printk_debug("Disabling PCI Express x16 Link\n");
MCHBAR16(UPMC1) |= (1 << 5) | (1 << 0); MCHBAR16(UPMC1) |= (1 << 5) | (1 << 0);
reg8 = pcie_read_config8(PCI_DEV(0, 0x01, 0), BCTRL1); reg16 = pcie_read_config16(PCI_DEV(0, 0x01, 0), BCTRL1);
reg8 |= (1 << 6); reg16 |= (1 << 6);
pcie_write_config8(PCI_DEV(0, 0x01, 0), BCTRL1, reg8); pcie_write_config16(PCI_DEV(0, 0x01, 0), BCTRL1, reg16);
reg32 = pcie_read_config32(PCI_DEV(0, 0x01, 0), 0x224); reg32 = pcie_read_config32(PCI_DEV(0, 0x01, 0), 0x224);
reg32 |= (1 << 8); reg32 |= (1 << 8);
pcie_write_config32(PCI_DEV(0, 0x01, 0), 0x224, reg32); pcie_write_config32(PCI_DEV(0, 0x01, 0), 0x224, reg32);
reg8 = pcie_read_config8(PCI_DEV(0, 0x01, 0), BCTRL1); reg16 = pcie_read_config16(PCI_DEV(0, 0x01, 0), BCTRL1);
reg8 &= ~(1 << 6); reg16 &= ~(1 << 6);
pcie_write_config8(PCI_DEV(0, 0x01, 0), BCTRL1, reg8); pcie_write_config16(PCI_DEV(0, 0x01, 0), BCTRL1, reg16);
printk_debug("Wait for link to enter detect state... "); printk_debug("Wait for link to enter detect state... ");
timeout = 0x7fffff; timeout = 0x7fffff;

2
src/northbridge/intel/i945/i945.h
View File

@ -67,7 +67,7 @@
/* Device 0:1.0 PCI configuration space (PCI Express) */ /* Device 0:1.0 PCI configuration space (PCI Express) */
#define BCTRL1 0x3e /* 8bit */ #define BCTRL1 0x3e /* 16bit */
/* Device 0:2.0 PCI configuration space (Graphics Device) */ /* Device 0:2.0 PCI configuration space (Graphics Device) */

118
src/northbridge/intel/i945/raminit.c
View File

@ -67,13 +67,13 @@ static void do_ram_command(u32 command)
MCHBAR32(DCC) = reg32; /* This is the actual magic */ MCHBAR32(DCC) = reg32; /* This is the actual magic */
PRINTK_DEBUG("...done\r\n"); PRINTK_DEBUG("...done\n");
} }
static void ram_read32(u32 offset) static void ram_read32(u32 offset)
{ {
PRINTK_DEBUG(" ram read: %08x\r\n", offset); PRINTK_DEBUG(" ram read: %08x\n", offset);
read32(offset); read32(offset);
} }
@ -82,12 +82,12 @@ static void ram_read32(u32 offset)
static void sdram_dump_mchbar_registers(void) static void sdram_dump_mchbar_registers(void)
{ {
int i; int i;
printk_debug("Dumping MCHBAR Registers\r\n"); printk_debug("Dumping MCHBAR Registers\n");
for (i=0; i<0xfff; i+=4) { for (i=0; i<0xfff; i+=4) {
if (MCHBAR32(i) == 0) if (MCHBAR32(i) == 0)
continue; continue;
printk_debug("0x%04x: 0x%08x\r\n", i, MCHBAR32(i)); printk_debug("0x%04x: 0x%08x\n", i, MCHBAR32(i));
} }
} }
#endif #endif
@ -181,13 +181,13 @@ static void sdram_detect_errors(void)
if (reg8 & ((1<<7)|(1<<2))) { if (reg8 & ((1<<7)|(1<<2))) {
if (reg8 & (1<<2)) { if (reg8 & (1<<2)) {
printk_debug("SLP S4# Assertion Width Violation.\r\n"); printk_debug("SLP S4# Assertion Width Violation.\n");
pci_write_config8(PCI_DEV(0, 0x1f, 0), 0xa2, reg8); pci_write_config8(PCI_DEV(0, 0x1f, 0), 0xa2, reg8);
} }
if (reg8 & (1<<7)) { if (reg8 & (1<<7)) {
printk_debug("DRAM initialization was interrupted.\r\n"); printk_debug("DRAM initialization was interrupted.\n");
reg8 &= ~(1<<7); reg8 &= ~(1<<7);
pci_write_config8(PCI_DEV(0, 0x1f, 0), 0xa2, reg8); pci_write_config8(PCI_DEV(0, 0x1f, 0), 0xa2, reg8);
} }
@ -197,7 +197,7 @@ static void sdram_detect_errors(void)
reg8 |= (1 << 3); reg8 |= (1 << 3);
pci_write_config8(PCI_DEV(0, 0x1f, 0), 0xa4, reg8); pci_write_config8(PCI_DEV(0, 0x1f, 0), 0xa4, reg8);
printk_debug("Reset required.\r\n"); printk_debug("Reset required.\n");
outb(0x00, 0xcf9); outb(0x00, 0xcf9);
outb(0x0e, 0xcf9); outb(0x0e, 0xcf9);
for (;;) ; /* Wait for reset! */ for (;;) ; /* Wait for reset! */
@ -288,52 +288,52 @@ static void sdram_get_dram_configuration(struct sys_info *sysinfo)
reg8 = spd_read_byte(device, SPD_DIMM_CONFIG_TYPE); reg8 = spd_read_byte(device, SPD_DIMM_CONFIG_TYPE);
if (reg8 == ERROR_SCHEME_ECC) if (reg8 == ERROR_SCHEME_ECC)
die("Error: ECC memory not supported by this chipset\r\n"); die("Error: ECC memory not supported by this chipset\n");
reg8 = spd_read_byte(device, SPD_MODULE_ATTRIBUTES); reg8 = spd_read_byte(device, SPD_MODULE_ATTRIBUTES);
if (reg8 & MODULE_BUFFERED) if (reg8 & MODULE_BUFFERED)
die("Error: Buffered memory not supported by this chipset\r\n"); die("Error: Buffered memory not supported by this chipset\n");
if (reg8 & MODULE_REGISTERED) if (reg8 & MODULE_REGISTERED)
die("Error: Registered memory not supported by this chipset\r\n"); die("Error: Registered memory not supported by this chipset\n");
switch (spd_read_byte(device, SPD_PRIMARY_SDRAM_WIDTH)) { switch (spd_read_byte(device, SPD_PRIMARY_SDRAM_WIDTH)) {
case 0x08: case 0x08:
switch (spd_read_byte(device, SPD_NUM_DIMM_BANKS) & 0x0f) { switch (spd_read_byte(device, SPD_NUM_DIMM_BANKS) & 0x0f) {
case 1: case 1:
printk_debug("x8DDS\r\n"); printk_debug("x8DDS\n");
sysinfo->dimm[i] = SYSINFO_DIMM_X8DDS; sysinfo->dimm[i] = SYSINFO_DIMM_X8DDS;
break; break;
case 0: case 0:
printk_debug("x8DS\r\n"); printk_debug("x8DS\n");
sysinfo->dimm[i] = SYSINFO_DIMM_X8DS; sysinfo->dimm[i] = SYSINFO_DIMM_X8DS;
break; break;
default: default:
printk_debug ("Unsupported.\r\n"); printk_debug ("Unsupported.\n");
} }
break; break;
case 0x10: case 0x10:
switch (spd_read_byte(device, SPD_NUM_DIMM_BANKS) & 0x0f) { switch (spd_read_byte(device, SPD_NUM_DIMM_BANKS) & 0x0f) {
case 1: case 1:
printk_debug("x16DS\r\n"); printk_debug("x16DS\n");
sysinfo->dimm[i] = SYSINFO_DIMM_X16DS; sysinfo->dimm[i] = SYSINFO_DIMM_X16DS;
break; break;
case 0: case 0:
printk_debug("x16SS\r\n"); printk_debug("x16SS\n");
sysinfo->dimm[i] = SYSINFO_DIMM_X16SS; sysinfo->dimm[i] = SYSINFO_DIMM_X16SS;
break; break;
default: default:
printk_debug ("Unsupported.\r\n"); printk_debug ("Unsupported.\n");
} }
break; break;
default: default:
die("Unsupported DDR-II memory width.\r\n"); die("Unsupported DDR-II memory width.\n");
} }
dimm_mask |= (1 << i); dimm_mask |= (1 << i);
} }
if (!dimm_mask) { if (!dimm_mask) {
die("No memory installed.\r\n"); die("No memory installed.\n");
} }
/* The chipset might be able to do this. What the heck, legacy bios /* The chipset might be able to do this. What the heck, legacy bios
@ -341,7 +341,7 @@ static void sdram_get_dram_configuration(struct sys_info *sysinfo)
* not bother until someone needs this enough to cope with it. * not bother until someone needs this enough to cope with it.
*/ */
if (!(dimm_mask & ((1 << DIMM_SOCKETS) - 1))) { if (!(dimm_mask & ((1 << DIMM_SOCKETS) - 1))) {
printk_err("Channel 0 has no memory populated. This setup is not usable. Please move the DIMM.\r\n"); printk_err("Channel 0 has no memory populated. This setup is not usable. Please move the DIMM.\n");
} }
} }
@ -991,18 +991,18 @@ static void sdram_rcomp_buffer_strength_and_slew(struct sys_info *sysinfo)
/* Dual Channel needs different tables. */ /* Dual Channel needs different tables. */
if (sdram_capabilities_dual_channel()) { if (sdram_capabilities_dual_channel()) {
printk_debug("Programming Dual Channel RCOMP\r\n"); printk_debug("Programming Dual Channel RCOMP\n");
strength_multiplier = dual_channel_strength_multiplier; strength_multiplier = dual_channel_strength_multiplier;
slew_group_lookup = dual_channel_slew_group_lookup; slew_group_lookup = dual_channel_slew_group_lookup;
idx = 5 * sysinfo->dimm[0] + sysinfo->dimm[2]; idx = 5 * sysinfo->dimm[0] + sysinfo->dimm[2];
} else { } else {
printk_debug("Programming Single Channel RCOMP\r\n"); printk_debug("Programming Single Channel RCOMP\n");
strength_multiplier = single_channel_strength_multiplier; strength_multiplier = single_channel_strength_multiplier;
slew_group_lookup = single_channel_slew_group_lookup; slew_group_lookup = single_channel_slew_group_lookup;
idx = 5 * sysinfo->dimm[0] + sysinfo->dimm[1]; idx = 5 * sysinfo->dimm[0] + sysinfo->dimm[1];
} }
printk_debug("Table Index: %d\r\n", idx); printk_debug("Table Index: %d\n", idx);
MCHBAR8(G1SC) = strength_multiplier[idx * 8 + 0]; MCHBAR8(G1SC) = strength_multiplier[idx * 8 + 0];
MCHBAR8(G2SC) = strength_multiplier[idx * 8 + 1]; MCHBAR8(G2SC) = strength_multiplier[idx * 8 + 1];
@ -1052,7 +1052,7 @@ static void sdram_program_dll_timings(struct sys_info *sysinfo)
u32 chan0dll = 0, chan1dll = 0; u32 chan0dll = 0, chan1dll = 0;
int i; int i;
printk_debug ("Programming DLL Timings... \r\n"); printk_debug ("Programming DLL Timings... \n");
MCHBAR16(DQSMT) &= ~( (3 << 12) | (1 << 10) | ( 0xf << 0) ); MCHBAR16(DQSMT) &= ~( (3 << 12) | (1 << 10) | ( 0xf << 0) );
MCHBAR16(DQSMT) |= (1 << 13) | (0xc << 0); MCHBAR16(DQSMT) |= (1 << 13) | (0xc << 0);
@ -1102,7 +1102,7 @@ static void sdram_initialize_system_memory_io(struct sys_info *sysinfo)
u8 reg8; u8 reg8;
u32 reg32; u32 reg32;
printk_debug ("Initializing System Memory IO... \r\n"); printk_debug ("Initializing System Memory IO... \n");
reg8 = MCHBAR8(C0HCTC); reg8 = MCHBAR8(C0HCTC);
reg8 &= ~0x1f; reg8 &= ~0x1f;
@ -1141,7 +1141,7 @@ static void sdram_enable_system_memory_io(struct sys_info *sysinfo)
{ {
u32 reg32; u32 reg32;
printk_debug ("Enabling System Memory IO... \r\n"); printk_debug ("Enabling System Memory IO... \n");
reg32 = MCHBAR32(RCVENMT); reg32 = MCHBAR32(RCVENMT);
reg32 &= ~(0x3f << 6); reg32 &= ~(0x3f << 6);
@ -1261,7 +1261,7 @@ static struct dimm_size sdram_get_dimm_size(u16 device)
goto out; goto out;
val_err: val_err:
die("Bad SPD value\r\n"); die("Bad SPD value\n");
hw_err: hw_err:
/* If a hardware error occurs the spd rom probably does not exist. /* If a hardware error occurs the spd rom probably does not exist.
* In this case report that there is no memory * In this case report that there is no memory
@ -1314,7 +1314,7 @@ static int sdram_program_row_boundaries(struct sys_info *sysinfo)
int i; int i;
int cum0, cum1, tolud; int cum0, cum1, tolud;
printk_debug ("Setting RAM size... \r\n"); printk_debug ("Setting RAM size... \n");
cum0 = 0; cum0 = 0;
for(i = 0; i < 2 * DIMM_SOCKETS; i++) { for(i = 0; i < 2 * DIMM_SOCKETS; i++) {
@ -1344,11 +1344,15 @@ static int sdram_program_row_boundaries(struct sys_info *sysinfo)
tolud = (cum0 + cum1) << 1; tolud = (cum0 + cum1) << 1;
else else
tolud = (cum1 ? cum1 : cum0) << 1; tolud = (cum1 ? cum1 : cum0) << 1;
pci_write_config16(PCI_DEV(0,0,0), TOLUD, tolud);
/* Some extra checks needed. See 4.1.26 in the
* 82945G MCH datasheet (30750203)
*/
pci_write_config8(PCI_DEV(0,0,0), TOLUD, tolud);
printk_debug("C0DRB = 0x%08x\r\n", MCHBAR32(C0DRB0)); printk_debug("C0DRB = 0x%08x\n", MCHBAR32(C0DRB0));
printk_debug("C1DRB = 0x%08x\r\n", MCHBAR32(C1DRB0)); printk_debug("C1DRB = 0x%08x\n", MCHBAR32(C1DRB0));
printk_debug("TOLUD = 0x%04x\r\n", tolud); printk_debug("TOLUD = 0x%02x\n", tolud);
pci_write_config16(PCI_DEV(0,0,0), TOM, tolud>>3); pci_write_config16(PCI_DEV(0,0,0), TOM, tolud>>3);
@ -1361,7 +1365,7 @@ static int sdram_set_row_attributes(struct sys_info *sysinfo)
int i, value; int i, value;
u16 dra0=0, dra1=0, dra = 0; u16 dra0=0, dra1=0, dra = 0;
printk_debug ("Setting row attributes... \r\n"); printk_debug ("Setting row attributes... \n");
for(i=0; i < 2 * DIMM_SOCKETS; i++) { for(i=0; i < 2 * DIMM_SOCKETS; i++) {
u16 device; u16 device;
u8 columnsrows; u8 columnsrows;
@ -1402,8 +1406,8 @@ static int sdram_set_row_attributes(struct sys_info *sysinfo)
MCHBAR16(C0DRA0) = dra0; MCHBAR16(C0DRA0) = dra0;
MCHBAR16(C1DRA0) = dra1; MCHBAR16(C1DRA0) = dra1;
printk_debug("C0DRA = 0x%04x\r\n", dra0); printk_debug("C0DRA = 0x%04x\n", dra0);
printk_debug("C1DRA = 0x%04x\r\n", dra1); printk_debug("C1DRA = 0x%04x\n", dra1);
return 0; return 0;
} }
@ -1733,7 +1737,7 @@ static void sdram_set_channel_mode(struct sys_info *sysinfo)
MCHBAR32(DCC) = reg32; MCHBAR32(DCC) = reg32;
PRINTK_DEBUG("DCC=0x%08x\r\n", MCHBAR32(DCC)); PRINTK_DEBUG("DCC=0x%08x\n", MCHBAR32(DCC));
} }
static void sdram_program_pll_settings(void) static void sdram_program_pll_settings(void)
@ -1778,7 +1782,7 @@ static void sdram_program_graphics_frequency(struct sys_info *sysinfo)
#define CDCLK_200MHz 0x00 #define CDCLK_200MHz 0x00
#define CDCLK_320MHz 0x40 #define CDCLK_320MHz 0x40
printk_debug ("Setting Graphics Frequency... \r\n"); printk_debug ("Setting Graphics Frequency... \n");
reg16 = pci_read_config16(PCI_DEV(0,2,0), GCFC); reg16 = pci_read_config16(PCI_DEV(0,2,0), GCFC);
reg16 |= (1<<11) | (1<<9); reg16 |= (1<<11) | (1<<9);
@ -1850,7 +1854,7 @@ static void sdram_program_graphics_frequency(struct sys_info *sysinfo)
} }
if (second_vco) { if (second_vco) {
printk_debug("Programming second TCO\r\n"); printk_debug("Programming second TCO\n");
sysinfo->clkcfg_bit7=1; sysinfo->clkcfg_bit7=1;
} else { } else {
sysinfo->clkcfg_bit7=0; sysinfo->clkcfg_bit7=0;
@ -1912,7 +1916,7 @@ static void sdram_program_memory_frequency(struct sys_info *sysinfo)
} }
if (MCHBAR32(CLKCFG) == clkcfg) { if (MCHBAR32(CLKCFG) == clkcfg) {
printk_debug ("ok (unchanged)\r\n"); printk_debug ("ok (unchanged)\n");
return; return;
} }
@ -1957,7 +1961,7 @@ cache_code:
out: out:
printk_debug("CLKCFG=0x%08x, ", MCHBAR32(CLKCFG)); printk_debug("CLKCFG=0x%08x, ", MCHBAR32(CLKCFG));
printk_debug ("ok\r\n"); printk_debug ("ok\n");
} }
static void sdram_program_clock_crossing(void) static void sdram_program_clock_crossing(void)
@ -1997,15 +2001,15 @@ static void sdram_program_clock_crossing(void)
case 2: printk_debug("400"); idx += 0; break; case 2: printk_debug("400"); idx += 0; break;
case 3: printk_debug("533"); idx += 2; break; case 3: printk_debug("533"); idx += 2; break;
case 4: printk_debug("667"); idx += 4; break; case 4: printk_debug("667"); idx += 4; break;
default: printk_debug("RSVD\r\n"); return; default: printk_debug("RSVD\n"); return;
} }
printk_debug(" FSB="); printk_debug(" FSB=");
switch (reg32 & 7) { switch (reg32 & 7) {
case 0: printk_debug("400\r\n"); return; case 0: printk_debug("400\n"); return;
case 1: printk_debug("533"); idx += 0; break; case 1: printk_debug("533"); idx += 0; break;
case 3: printk_debug("667"); idx += 4; break; case 3: printk_debug("667"); idx += 4; break;
default: printk_debug("RSVD\r\n"); return; default: printk_debug("RSVD\n"); return;
} }
MCHBAR32(C0DCCFT + 0) = data_clock_crossing[idx]; MCHBAR32(C0DCCFT + 0) = data_clock_crossing[idx];
@ -2016,7 +2020,7 @@ static void sdram_program_clock_crossing(void)
MCHBAR32(CCCFT + 0) = command_clock_crossing[idx]; MCHBAR32(CCCFT + 0) = command_clock_crossing[idx];
MCHBAR32(CCCFT + 4) = command_clock_crossing[idx + 1]; MCHBAR32(CCCFT + 4) = command_clock_crossing[idx + 1];
printk_debug("... ok\r\n"); printk_debug("... ok\n");
} }
static void sdram_disable_fast_dispatch(void) static void sdram_disable_fast_dispatch(void)
@ -2525,27 +2529,27 @@ static void sdram_jedec_enable(struct sys_info *sysinfo)
mrsaddr |= MRS_BL8; mrsaddr |= MRS_BL8;
/* Apply NOP */ /* Apply NOP */
PRINTK_DEBUG("Apply NOP\r\n"); PRINTK_DEBUG("Apply NOP\n");
do_ram_command(RAM_COMMAND_NOP); do_ram_command(RAM_COMMAND_NOP);
ram_read32(bankaddr); ram_read32(bankaddr);
/* Precharge all banks */ /* Precharge all banks */
PRINTK_DEBUG("All Banks Precharge\r\n"); PRINTK_DEBUG("All Banks Precharge\n");
do_ram_command(RAM_COMMAND_PRECHARGE); do_ram_command(RAM_COMMAND_PRECHARGE);
ram_read32(bankaddr); ram_read32(bankaddr);
/* Extended Mode Register Set (2) */ /* Extended Mode Register Set (2) */
PRINTK_DEBUG("Extended Mode Register Set(2)\r\n"); PRINTK_DEBUG("Extended Mode Register Set(2)\n");
do_ram_command(RAM_COMMAND_EMRS | RAM_EMRS_2); do_ram_command(RAM_COMMAND_EMRS | RAM_EMRS_2);
ram_read32(bankaddr); ram_read32(bankaddr);
/* Extended Mode Register Set (3) */ /* Extended Mode Register Set (3) */
PRINTK_DEBUG("Extended Mode Register Set(3)\r\n"); PRINTK_DEBUG("Extended Mode Register Set(3)\n");
do_ram_command(RAM_COMMAND_EMRS | RAM_EMRS_3); do_ram_command(RAM_COMMAND_EMRS | RAM_EMRS_3);
ram_read32(bankaddr); ram_read32(bankaddr);
/* Extended Mode Register Set */ /* Extended Mode Register Set */
PRINTK_DEBUG("Extended Mode Register Set\r\n"); PRINTK_DEBUG("Extended Mode Register Set\n");
do_ram_command(RAM_COMMAND_EMRS | RAM_EMRS_1); do_ram_command(RAM_COMMAND_EMRS | RAM_EMRS_1);
tmpaddr = bankaddr; tmpaddr = bankaddr;
if (!sdram_capabilities_dual_channel()) { if (!sdram_capabilities_dual_channel()) {
@ -2558,7 +2562,7 @@ static void sdram_jedec_enable(struct sys_info *sysinfo)
ram_read32(tmpaddr); ram_read32(tmpaddr);
/* Mode Register Set: Reset DLLs */ /* Mode Register Set: Reset DLLs */
PRINTK_DEBUG("MRS: Reset DLLs\r\n"); PRINTK_DEBUG("MRS: Reset DLLs\n");
do_ram_command(RAM_COMMAND_MRS); do_ram_command(RAM_COMMAND_MRS);
tmpaddr = bankaddr; tmpaddr = bankaddr;
tmpaddr |= mrsaddr; tmpaddr |= mrsaddr;
@ -2570,12 +2574,12 @@ static void sdram_jedec_enable(struct sys_info *sysinfo)
ram_read32(tmpaddr); ram_read32(tmpaddr);
/* Precharge all banks */ /* Precharge all banks */
PRINTK_DEBUG("All Banks Precharge\r\n"); PRINTK_DEBUG("All Banks Precharge\n");
do_ram_command(RAM_COMMAND_PRECHARGE); do_ram_command(RAM_COMMAND_PRECHARGE);
ram_read32(bankaddr); ram_read32(bankaddr);
/* CAS before RAS Refresh */ /* CAS before RAS Refresh */
PRINTK_DEBUG("CAS before RAS\r\n"); PRINTK_DEBUG("CAS before RAS\n");
do_ram_command(RAM_COMMAND_CBR); do_ram_command(RAM_COMMAND_CBR);
/* CBR wants two READs */ /* CBR wants two READs */
@ -2583,7 +2587,7 @@ static void sdram_jedec_enable(struct sys_info *sysinfo)
ram_read32(bankaddr); ram_read32(bankaddr);
/* Mode Register Set: Enable DLLs */ /* Mode Register Set: Enable DLLs */
PRINTK_DEBUG("MRS: Enable DLLs\r\n"); PRINTK_DEBUG("MRS: Enable DLLs\n");
do_ram_command(RAM_COMMAND_MRS); do_ram_command(RAM_COMMAND_MRS);
tmpaddr = bankaddr; tmpaddr = bankaddr;
@ -2591,7 +2595,7 @@ static void sdram_jedec_enable(struct sys_info *sysinfo)
ram_read32(tmpaddr); ram_read32(tmpaddr);
/* Extended Mode Register Set */ /* Extended Mode Register Set */
PRINTK_DEBUG("Extended Mode Register Set: ODT/OCD\r\n"); PRINTK_DEBUG("Extended Mode Register Set: ODT/OCD\n");
do_ram_command(RAM_COMMAND_EMRS | RAM_EMRS_1); do_ram_command(RAM_COMMAND_EMRS | RAM_EMRS_1);
tmpaddr = bankaddr; tmpaddr = bankaddr;
@ -2606,7 +2610,7 @@ static void sdram_jedec_enable(struct sys_info *sysinfo)
ram_read32(tmpaddr); ram_read32(tmpaddr);
/* Extended Mode Register Set */ /* Extended Mode Register Set */
PRINTK_DEBUG("Extended Mode Register Set: OCD Exit\r\n"); PRINTK_DEBUG("Extended Mode Register Set: OCD Exit\n");
do_ram_command(RAM_COMMAND_EMRS | RAM_EMRS_1); do_ram_command(RAM_COMMAND_EMRS | RAM_EMRS_1);
tmpaddr = bankaddr; tmpaddr = bankaddr;
@ -2623,7 +2627,7 @@ static void sdram_jedec_enable(struct sys_info *sysinfo)
static void sdram_init_complete(void) static void sdram_init_complete(void)
{ {
PRINTK_DEBUG("Normal Operation\r\n"); PRINTK_DEBUG("Normal Operation\n");
do_ram_command(RAM_COMMAND_NORMAL); do_ram_command(RAM_COMMAND_NORMAL);
} }
@ -2651,7 +2655,7 @@ void sdram_initialize(int boot_mode)
sdram_detect_errors(); sdram_detect_errors();
printk_debug ("Setting up RAM controller.\r\n"); printk_debug ("Setting up RAM controller.\n");
memset(&sysinfo, 0, sizeof(sysinfo)); memset(&sysinfo, 0, sizeof(sysinfo));
@ -2772,7 +2776,7 @@ void sdram_initialize(int boot_mode)
reg8 &= ~(1 << 7); reg8 &= ~(1 << 7);
pci_write_config8(PCI_DEV(0, 0x1f, 0), 0xa2, reg8); pci_write_config8(PCI_DEV(0, 0x1f, 0), 0xa2, reg8);
printk_debug("RAM initialization finished.\r\n"); printk_debug("RAM initialization finished.\n");
sdram_setup_processor_side(); sdram_setup_processor_side();
} }

26
src/northbridge/intel/i945/rcven.c
View File

@ -67,7 +67,7 @@ static void set_receive_enable(int channel_offset, u8 medium, u8 coarse)
{ {
u32 reg32; u32 reg32;
printk_spew(" set_receive_enable() medium=0x%x, coarse=0x%x\r\n", medium, coarse); printk_spew(" set_receive_enable() medium=0x%x, coarse=0x%x\n", medium, coarse);
reg32 = MCHBAR32(C0DRT1 + channel_offset); reg32 = MCHBAR32(C0DRT1 + channel_offset);
reg32 &= 0xf0ffffff; reg32 &= 0xf0ffffff;
@ -101,7 +101,7 @@ static void set_receive_enable(int channel_offset, u8 medium, u8 coarse)
static int normalize(int channel_offset, u8 * mediumcoarse, u8 * fine) static int normalize(int channel_offset, u8 * mediumcoarse, u8 * fine)
{ {
printk_spew(" normalize()\r\n"); printk_spew(" normalize()\n");
if (*fine < 0x80) if (*fine < 0x80)
return 0; return 0;
@ -110,7 +110,7 @@ static int normalize(int channel_offset, u8 * mediumcoarse, u8 * fine)
*mediumcoarse += 1; *mediumcoarse += 1;
if (*mediumcoarse >= 0x40) { if (*mediumcoarse >= 0x40) {
printk_debug("Normalize Error\r\n"); printk_debug("Normalize Error\n");
return -1; return -1;
} }
@ -128,12 +128,12 @@ static int find_preamble(int channel_offset, u8 * mediumcoarse,
/* find start of the data phase */ /* find start of the data phase */
u32 reg32; u32 reg32;
printk_spew(" find_preamble()\r\n"); printk_spew(" find_preamble()\n");
do { do {
if (*mediumcoarse < 4) { if (*mediumcoarse < 4) {
printk_debug("No Preamble found.\r\n"); printk_debug("No Preamble found.\n");
return -1; return -1;
} }
*mediumcoarse -= 4; *mediumcoarse -= 4;
@ -147,7 +147,7 @@ static int find_preamble(int channel_offset, u8 * mediumcoarse,
if (!(reg32 & (1 << 18))) { if (!(reg32 & (1 << 18))) {
printk_debug("No Preamble found (neither high nor low).\r\n"); printk_debug("No Preamble found (neither high nor low).\n");
return -1; return -1;
} }
@ -160,14 +160,14 @@ static int find_preamble(int channel_offset, u8 * mediumcoarse,
static int add_quarter_clock(int channel_offset, u8 * mediumcoarse, u8 * fine) static int add_quarter_clock(int channel_offset, u8 * mediumcoarse, u8 * fine)
{ {
printk_spew(" add_quarter_clock() mediumcoarse=%02x fine=%02x\r\n", printk_spew(" add_quarter_clock() mediumcoarse=%02x fine=%02x\n",
*mediumcoarse, *fine); *mediumcoarse, *fine);
if (*fine >= 0x80) { if (*fine >= 0x80) {
*fine -= 0x80; *fine -= 0x80;
*mediumcoarse += 2; *mediumcoarse += 2;
if (*mediumcoarse >= 0x40) { if (*mediumcoarse >= 0x40) {
printk_debug("clocks at max.\r\n"); printk_debug("clocks at max.\n");
return -1; return -1;
} }
@ -187,7 +187,7 @@ static int find_strobes_low(int channel_offset, u8 * mediumcoarse, u8 * fine,
{ {
u32 rcvenmt; u32 rcvenmt;
printk_spew(" find_strobes_low()\r\n"); printk_spew(" find_strobes_low()\n");
for (;;) { for (;;) {
MCHBAR8(C0WL0REOST + channel_offset) = *fine; MCHBAR8(C0WL0REOST + channel_offset) = *fine;
@ -213,7 +213,7 @@ static int find_strobes_low(int channel_offset, u8 * mediumcoarse, u8 * fine,
} }
printk_debug("Could not find low strobe\r\n"); printk_debug("Could not find low strobe\n");
return 0; return 0;
} }
@ -223,7 +223,7 @@ static int find_strobes_edge(int channel_offset, u8 * mediumcoarse, u8 * fine,
int counter; int counter;
u32 rcvenmt; u32 rcvenmt;
printk_spew(" find_strobes_edge()\r\n"); printk_spew(" find_strobes_edge()\n");
counter = 8; counter = 8;
set_receive_enable(channel_offset, *mediumcoarse & 3, set_receive_enable(channel_offset, *mediumcoarse & 3,
@ -258,7 +258,7 @@ static int find_strobes_edge(int channel_offset, u8 * mediumcoarse, u8 * fine,
continue; continue;
} }
printk_debug("could not find rising edge.\r\n"); printk_debug("could not find rising edge.\n");
return -1; return -1;
} }
@ -287,7 +287,7 @@ static int receive_enable_autoconfig(int channel_offset,
u8 mediumcoarse; u8 mediumcoarse;
u8 fine; u8 fine;
printk_spew("receive_enable_autoconfig() for channel %d\r\n", printk_spew("receive_enable_autoconfig() for channel %d\n",
channel_offset ? 1 : 0); channel_offset ? 1 : 0);
/* Set initial values */ /* Set initial values */