mb/protectli/vault_kbl: Enable Intel PTT
TEST=tweak PCR banks in SeaBIOS TPM menu, run tpm2_pcrlist in Linux Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com> Change-Id: I7c443a25ca7259df9c0a07615d0502f47d25792e Reviewed-on: https://review.coreboot.org/c/coreboot/+/42565 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
parent
08e8cab578
commit
7896b8ce59
|
@ -11,6 +11,9 @@ config BOARD_SPECIFIC_OPTIONS
|
||||||
select SOC_INTEL_KABYLAKE
|
select SOC_INTEL_KABYLAKE
|
||||||
select SPI_FLASH_MACRONIX
|
select SPI_FLASH_MACRONIX
|
||||||
select SUPERIO_ITE_IT8772F
|
select SUPERIO_ITE_IT8772F
|
||||||
|
select MAINBOARD_HAS_CRB_TPM
|
||||||
|
select HAVE_INTEL_PTT
|
||||||
|
select TPM2
|
||||||
|
|
||||||
config IRQ_SLOT_COUNT
|
config IRQ_SLOT_COUNT
|
||||||
int
|
int
|
||||||
|
|
|
@ -305,4 +305,7 @@ chip soc/intel/skylake
|
||||||
device pci 1f.5 off end # PCH SPI
|
device pci 1f.5 off end # PCH SPI
|
||||||
device pci 1f.6 off end # GbE
|
device pci 1f.6 off end # GbE
|
||||||
end
|
end
|
||||||
|
chip drivers/crb
|
||||||
|
device mmio 0xfed40000 on end
|
||||||
|
end
|
||||||
end
|
end
|
||||||
|
|
Loading…
Reference in New Issue