soc/amd/cezanne,picasso: rename fsp_params.c to fsp_s_params.c
This file populates the UPD-S data structure that gets passed to the FSP-S, so add that s part to make it a bit clearer which FSP parameters it'll set up. This is also a preparation to add a fsp_m_params.c file in the following patches. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I53786df0909055e66eac675b5580909b7960944f Reviewed-on: https://review.coreboot.org/c/coreboot/+/51833 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org>
This commit is contained in:
parent
a228279ed7
commit
793f3717b4
|
@ -33,7 +33,7 @@ ramstage-y += chip.c
|
|||
ramstage-y += cpu.c
|
||||
ramstage-y += data_fabric.c
|
||||
ramstage-y += fch.c
|
||||
ramstage-y += fsp_params.c
|
||||
ramstage-y += fsp_s_params.c
|
||||
ramstage-y += gpio.c
|
||||
ramstage-y += pcie_gpp.c
|
||||
ramstage-y += reset.c
|
||||
|
|
|
@ -45,7 +45,7 @@ ramstage-y += acp.c
|
|||
ramstage-y += sata.c
|
||||
ramstage-y += uart.c
|
||||
ramstage-y += soc_util.c
|
||||
ramstage-y += fsp_params.c
|
||||
ramstage-y += fsp_s_params.c
|
||||
ramstage-y += graphics.c
|
||||
ramstage-y += pcie_gpp.c
|
||||
ramstage-y += xhci.c
|
||||
|
|
Loading…
Reference in New Issue