GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Report GSE chipset and warn if the code has been compiled for the wrong chipset. 

It would be nicer to unify the code so that it does all detection at runtime
instead of compile time (but that would also significantly increase code size)
so if someone else wants to give it a shot...

Change-Id: Idc67bdf7a6ff2b78dc8fc67a0da5ae7a4c0a3bf0
Signed-off-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Signed-off-by: Patrick Georgi <patrick@georgi-clan.de>
Reviewed-on: http://review.coreboot.org/184
Tested-by: build bot (Jenkins)
This commit is contained in:
Stefan Reinauer 2011-04-01 22:33:25 +02:00 committed by Patrick Georgi
parent 8679e52b96
commit 7981b940a6
1 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/northbridge/intel/i945/early_init.c
View File

@ -42,7 +42,7 @@ static void i945m_detect_chipset(void)
printk(BIOS_INFO, "Mobile Intel(R) 82945GM/GME Express"); printk(BIOS_INFO, "Mobile Intel(R) 82945GM/GME Express");
break; break;
case 2: case 2:
printk(BIOS_INFO, "Mobile Intel(R) 82945GMS/GU Express"); printk(BIOS_INFO, "Mobile Intel(R) 82945GMS/GU/GSE Express");
break; break;
case 3: case 3:
printk(BIOS_INFO, "Mobile Intel(R) 82945PM Express"); printk(BIOS_INFO, "Mobile Intel(R) 82945PM Express");
@ -91,6 +91,9 @@ static void i945m_detect_chipset(void)
printk(BIOS_INFO, "unknown max. RAM clock (%02x).", reg8); /* Others reserved. */ printk(BIOS_INFO, "unknown max. RAM clock (%02x).", reg8); /* Others reserved. */
} }
printk(BIOS_DEBUG, "\n"); printk(BIOS_DEBUG, "\n");
#if defined(CONFIG_NORTHBRIDGE_INTEL_I945GC)
printk(BIOS_ERR, "coreboot is compiled for the wrong chipset.\n");
#endif
} }
static void i945_detect_chipset(void) static void i945_detect_chipset(void)
@ -137,6 +140,9 @@ static void i945_detect_chipset(void)
printk(BIOS_INFO, "unknown max. RAM clock (%02x).", reg8); /* Others reserved. */ printk(BIOS_INFO, "unknown max. RAM clock (%02x).", reg8); /* Others reserved. */
} }
printk(BIOS_DEBUG, "\n"); printk(BIOS_DEBUG, "\n");
#if defined(CONFIG_NORTHBRIDGE_INTEL_I945GM)
printk(BIOS_ERR, "coreboot is compiled for the wrong chipset.\n");
#endif
} }
static void i945_setup_bars(void) static void i945_setup_bars(void)