GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/{d41s,d510mo}: Remove references to PCIe port 5 and 6 

The southbridge has the function disable bits for port 5 and 6
strapped RO to 1 (disable).

Change-Id: I2948935d42b9031d61f9e5b3f06b769e68f5a042
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/30712
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
Arthur Heymans 2019-01-07 15:33:46 +01:00 committed by Nico Huber
parent d25109905a
commit 79a7ad6dda
2 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/mainboard/foxconn/d41s/devicetree.cb
View File

@ -51,7 +51,6 @@ chip northbridge/intel/pineview # Northbridge
end end
device pci 1c.2 off end # PCIe 3 device pci 1c.2 off end # PCIe 3
device pci 1c.3 off end # PCIe 4 device pci 1c.3 off end # PCIe 4
# (PCIe 5 and 6 not on nm10?)
device pci 1d.0 on end # USB device pci 1d.0 on end # USB
device pci 1d.1 on end # USB device pci 1d.1 on end # USB
device pci 1d.2 on end # USB device pci 1d.2 on end # USB

1
src/mainboard/intel/d510mo/devicetree.cb
View File

@ -49,7 +49,6 @@ chip northbridge/intel/pineview # Northbridge
device pci 1c.1 on end # PCIe 2 device pci 1c.1 on end # PCIe 2
device pci 1c.2 on end # PCIe 3 device pci 1c.2 on end # PCIe 3
device pci 1c.3 on end # PCIe 4 device pci 1c.3 on end # PCIe 4
# (PCIe 5 and 6 not on nm10?)
device pci 1d.0 on end # USB device pci 1d.0 on end # USB
device pci 1d.1 on end # USB device pci 1d.1 on end # USB
device pci 1d.2 on end # USB device pci 1d.2 on end # USB