intel/{i945,pineview},i82801gx: Move enable_smbus() call
Change-Id: I7a9e613f9a142e04030672f85ea80c56151be3c5 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38296 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
a28ee1b186
commit
7adc370dc7
|
@ -61,9 +61,6 @@ void mainboard_romstage_entry(void)
|
|||
|
||||
s3resume = southbridge_detect_s3_resume();
|
||||
|
||||
/* Enable SPD ROMs and DDR-II DRAM */
|
||||
enable_smbus();
|
||||
|
||||
mainboard_pre_raminit_config(s3resume);
|
||||
|
||||
if (CONFIG(DEBUG_RAM_SETUP))
|
||||
|
|
|
@ -51,8 +51,6 @@ void mainboard_romstage_entry(void)
|
|||
|
||||
enable_lapic();
|
||||
|
||||
enable_smbus();
|
||||
|
||||
/* Perform some early chipset initialization required
|
||||
* before RAM initialization can work
|
||||
*/
|
||||
|
|
|
@ -73,6 +73,9 @@ void i82801gx_early_init(void)
|
|||
{
|
||||
uint8_t reg8;
|
||||
uint32_t reg32;
|
||||
|
||||
enable_smbus();
|
||||
|
||||
/* Setting up Southbridge. In the northbridge code. */
|
||||
printk(BIOS_DEBUG, "Setting up static southbridge registers...");
|
||||
i82801gx_setup_bars();
|
||||
|
|
Loading…
Reference in New Issue