mainboard/google/kahlee: Set GPIO 40 to input
GPIO 40 isn't currently being used, so set it to be an input. BUG=b:73387647 TEST=Build & boot grunt Change-Id: I5a04cbab1276cd20e7f9c7576e8111089dd2b155 Signed-off-by: Martin Roth <martinroth@chromium.org> Reviewed-on: https://review.coreboot.org/25016 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
001848c415
commit
7b37668650
|
@ -83,8 +83,8 @@ const static struct soc_amd_stoneyridge_gpio gpio_set_stage_reset[] = {
|
||||||
/* GPIO_26 - APU_PCIE_RST_L */
|
/* GPIO_26 - APU_PCIE_RST_L */
|
||||||
PAD_NF(GPIO_26, PCIE_RST_L, PULL_NONE),
|
PAD_NF(GPIO_26, PCIE_RST_L, PULL_NONE),
|
||||||
|
|
||||||
/* GPIO_40 - EMMC_BRIDGE_RST_L */
|
/* GPIO_40 - EMMC_BRIDGE_RST_L - Currently unused */
|
||||||
PAD_GPO(GPIO_40, HIGH),
|
PAD_GPI(GPIO_40, PULL_UP),
|
||||||
|
|
||||||
/* GPIO_42 - S5_MUX_CTRL */
|
/* GPIO_42 - S5_MUX_CTRL */
|
||||||
PAD_NF(GPIO_42, S5_MUX_CTRL, PULL_NONE),
|
PAD_NF(GPIO_42, S5_MUX_CTRL, PULL_NONE),
|
||||||
|
|
Loading…
Reference in New Issue