Revert "UPSTREAM: mb/google/rex: Enable SaGv"
Enabling `SaGv` along with FSP v2473 is causing blank display issue.
Mostly likely we shouldn't enable SaGv yet on Intel MeteorLake.
BUG=b:267446159
TEST=Able to see ChromeOS UI in consecutive boot.
This reverts commit cbca81c594
.
Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: Ifbcc36515f7550c183c40e5af94684f5c3e39a7a
Reviewed-on: https://review.coreboot.org/c/coreboot/+/72774
Reviewed-by: Tarun Tuli <taruntuli@google.com>
Reviewed-by: Jamie Ryu <jamie.m.ryu@intel.com>
Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
5167c45d05
commit
7bfd1105be
|
@ -20,8 +20,6 @@ chip soc/intel/meteorlake
|
||||||
# Enable CNVi BT
|
# Enable CNVi BT
|
||||||
register "cnvi_bt_core" = "true"
|
register "cnvi_bt_core" = "true"
|
||||||
|
|
||||||
register "sagv" = "SAGV_ENABLED"
|
|
||||||
|
|
||||||
register "serial_io_uart_mode" = "{
|
register "serial_io_uart_mode" = "{
|
||||||
[PchSerialIoIndexUART0] = PchSerialIoPci,
|
[PchSerialIoIndexUART0] = PchSerialIoPci,
|
||||||
[PchSerialIoIndexUART1] = PchSerialIoDisabled,
|
[PchSerialIoIndexUART1] = PchSerialIoDisabled,
|
||||||
|
|
Loading…
Reference in New Issue