nb/intel/sandybridge: move MCHBAR register definitions to sandybridge.h
Change-Id: Ibce9f043d3b3fa9acd297f4130bda7a3c595aaa0 Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38009 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
parent
651f99f12b
commit
85e1491eba
|
@ -149,10 +149,6 @@ typedef struct ramctr_timing_st {
|
|||
#define MAKE_ERR ((channel<<16)|(slotrank<<8)|1)
|
||||
#define GET_ERR_CHANNEL(x) (x>>16)
|
||||
|
||||
#define MC_BIOS_REQ 0x5e00
|
||||
#define MC_BIOS_DATA 0x5e04
|
||||
#define PM_PDWN_Config 0x4cb0
|
||||
|
||||
u8 get_CWL(u32 tCK);
|
||||
void dram_mrscommands(ramctr_timing * ctrl);
|
||||
void program_timings(ramctr_timing * ctrl, int channel);
|
||||
|
|
|
@ -127,8 +127,11 @@ enum platform_type {
|
|||
#define MCHBAR32_AND_OR(x, and, or) \
|
||||
(MCHBAR32(x) = (MCHBAR32(x) & (and)) | (or))
|
||||
|
||||
#define SSKPD 0x5d14 /* 16bit (scratchpad) */
|
||||
#define BIOS_RESET_CPL 0x5da8 /* 8bit */
|
||||
#define PM_PDWN_Config 0x4cb0
|
||||
#define MC_BIOS_REQ 0x5e00
|
||||
#define MC_BIOS_DATA 0x5e04
|
||||
#define SSKPD 0x5d14 /* 16bit (scratchpad) */
|
||||
#define BIOS_RESET_CPL 0x5da8 /* 8bit */
|
||||
|
||||
/*
|
||||
* EPBAR - Egress Port Root Complex Register Block
|
||||
|
|
Loading…
Reference in New Issue