mb/google/brya/var/marasov: update field STORAGE of fw_config
field STORAGE 30 31 option STORAGE_UNKNOWN 0 option STORAGE_NVME 1 option STORAGE_UFS 2 end BUG=b:254365935 TEST=emerge-brya coreboot. Signed-off-by: Frank Chu <Frank_Chu@pegatron.corp-partner.google.com> Change-Id: I17f8a852808d279a1f2b08b364cd4e525a807560 Reviewed-on: https://review.coreboot.org/c/coreboot/+/69786 Reviewed-by: Frank Chu <frank_chu@pegatron.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
This commit is contained in:
parent
e5b8a04f84
commit
88019ddbdf
|
@ -13,8 +13,9 @@ fw_config
|
||||||
option THERMAL_15W 1
|
option THERMAL_15W 1
|
||||||
end
|
end
|
||||||
field STORAGE 30 31
|
field STORAGE 30 31
|
||||||
option STORAGE_NVME 0
|
option STORAGE_UNKNOWN 0
|
||||||
option STORAGE_UFS 1
|
option STORAGE_NVME 1
|
||||||
|
option STORAGE_UFS 2
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
|
|
||||||
|
@ -123,6 +124,7 @@ chip soc/intel/alderlake
|
||||||
.clk_req = 1,
|
.clk_req = 1,
|
||||||
.flags = PCIE_RP_LTR | PCIE_RP_AER,
|
.flags = PCIE_RP_LTR | PCIE_RP_AER,
|
||||||
}"
|
}"
|
||||||
|
probe STORAGE STORAGE_UNKNOWN
|
||||||
probe STORAGE STORAGE_NVME
|
probe STORAGE STORAGE_NVME
|
||||||
end
|
end
|
||||||
device ref ish on
|
device ref ish on
|
||||||
|
|
Loading…
Reference in New Issue