cpu/amd/family_10h-family_15h: Increase BSP stack size
The additional local data storage requirements of the full DDR3 DRAM training algorithm make a BSP stack overrun a distint possibility. Increase the BSP stack size to compensate. Change-Id: I51af31442f2b77cb64a4b788751ccc7186acb283 Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com> Reviewed-on: http://review.coreboot.org/11972 Tested-by: build bot (Jenkins) Reviewed-by: Peter Stuge <peter@stuge.se>
This commit is contained in:
parent
6ee6bdec25
commit
8bd1c36abb
|
@ -33,7 +33,7 @@ config DCACHE_RAM_SIZE
|
||||||
|
|
||||||
config DCACHE_BSP_STACK_SIZE
|
config DCACHE_BSP_STACK_SIZE
|
||||||
hex
|
hex
|
||||||
default 0x2000
|
default 0x4000
|
||||||
|
|
||||||
config DCACHE_BSP_STACK_SLUSH
|
config DCACHE_BSP_STACK_SLUSH
|
||||||
hex
|
hex
|
||||||
|
|
Loading…
Reference in New Issue