GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/brya/var/marasov: Disable unused PCIE8 for s0ix 

Disable unused PCIE8 for fix system can not enter S0ix completely.

BUG=b:261915226
BRANCH=firmware-brya-14505.B
TEST=emerge-brya coreboot chromeos-bootimage

Signed-off-by: Frank Chu <Frank_Chu@pegatron.corp-partner.google.com>
Change-Id: I06f8bd06e1fe92c03bd5625a41469830ce37a11c
Reviewed-on: https://review.coreboot.org/c/coreboot/+/70660
Reviewed-by: Frank Chu <frank_chu@pegatron.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Reviewed-by: Dtrain Hsu <dtrain_hsu@compal.corp-partner.google.com>
Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
Frank Chu 2022-12-12 15:23:19 +08:00 committed by Felix Held
parent 26a8dea551
commit 93197d20b6
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/mainboard/google/brya/variants/marasov/overridetree.cb
View File

@ -182,6 +182,7 @@ chip soc/intel/alderlake
device generic 0 on end device generic 0 on end
end end
end end
device ref pcie_rp8 off end
device ref pcie_rp11 on device ref pcie_rp11 on
# Enable NVMe SSD PCIe 11-12 using clk 1 # Enable NVMe SSD PCIe 11-12 using clk 1
register "pch_pcie_rp[PCH_RP(11)]" = "{ register "pch_pcie_rp[PCH_RP(11)]" = "{