soc/intel/denverton_ns: Define macro TOTAL_PADS
Define total GPIO pins as TOTAL_PADS. Signed-off-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Change-Id: I220b6f1a968667a68c30c7287ab5af1912959e3e Reviewed-on: https://review.coreboot.org/c/coreboot/+/65166 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
parent
471c239ffe
commit
99edff944c
|
@ -16,6 +16,9 @@
|
||||||
#define V_PCH_GPIO_SC1_PAD_MAX 42
|
#define V_PCH_GPIO_SC1_PAD_MAX 42
|
||||||
#define V_PCH_GPIO_GROUP_MAX 4
|
#define V_PCH_GPIO_GROUP_MAX 4
|
||||||
|
|
||||||
|
#define TOTAL_PADS (V_PCH_GPIO_NC_PAD_MAX + V_PCH_GPIO_SC_DFX_PAD_MAX\
|
||||||
|
+ V_PCH_GPIO_SC0_PAD_MAX + V_PCH_GPIO_SC1_PAD_MAX)
|
||||||
|
|
||||||
//
|
//
|
||||||
// GPIO Community 0 Private Configuration Registers
|
// GPIO Community 0 Private Configuration Registers
|
||||||
//
|
//
|
||||||
|
|
Loading…
Reference in New Issue