mb/google/brya: Create aurash variant

Create the aurash variant of the brask reference board by copying
the template files to a new directory named for the variant.

(Auto-Generated by create_coreboot_variant.sh version 4.5.0).

BUG=b:263691099
BRANCH=None
TEST=util/abuild/abuild -p none -t google/brya -x -a
make sure the build includes GOOGLE_AURASH

Change-Id: I595102778071f822c5cf69ceadeed174e5ea4836
Signed-off-by: Zoey Wu <zoey_wu@wistron.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/72837
Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Reviewed-by: Scott Chao <scott_chao@wistron.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Zoey Wu 2023-02-06 17:13:01 +08:00 committed by Eric Lai
parent d6e04aa00b
commit 9df32cc206
5 changed files with 28 additions and 0 deletions

View File

@ -227,6 +227,7 @@ config MAINBOARD_PART_NUMBER
default "Marasov" if BOARD_GOOGLE_MARASOV
default "Omnigul" if BOARD_GOOGLE_OMNIGUL
default "Constitution" if BOARD_GOOGLE_CONSTITUTION
default "Aurash" if BOARD_GOOGLE_AURASH
config VARIANT_DIR
default "brya0" if BOARD_GOOGLE_BRYA0
@ -270,6 +271,7 @@ config VARIANT_DIR
default "marasov" if BOARD_GOOGLE_MARASOV
default "omnigul" if BOARD_GOOGLE_OMNIGUL
default "constitution" if BOARD_GOOGLE_CONSTITUTION
default "aurash" if BOARD_GOOGLE_AURASH
config VBOOT
select VBOOT_EARLY_EC_SYNC if !BOARD_GOOGLE_BASEBOARD_NISSA

View File

@ -336,3 +336,7 @@ config BOARD_GOOGLE_OMNIGUL
config BOARD_GOOGLE_CONSTITUTION
bool "-> Constitution"
select BOARD_GOOGLE_BASEBOARD_BRASK
config BOARD_GOOGLE_AURASH
bool "-> Aurash"
select BOARD_GOOGLE_BASEBOARD_BRASK

View File

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-or-later */
#ifndef __VARIANT_EC_H__
#define __VARIANT_EC_H__
#include <baseboard/ec.h>
#endif

View File

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-or-later */
#ifndef VARIANT_GPIO_H
#define VARIANT_GPIO_H
#include <baseboard/gpio.h>
#endif

View File

@ -0,0 +1,6 @@
chip soc/intel/alderlake
device domain 0 on
end
end