GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

skylake boards: Factor out copy-pasted PIRQ routes 

Put them in common code just in case something depends on the values.

Change-Id: Ief526efcbd5ba5546572da1bc6bb6d86729f4e54
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43851
Reviewed-by: Nico Huber <nico.h@gmx.de>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-by: Michael Niewöhner
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Angel Pons 2020-07-25 11:27:49 +02:00
parent d8f4436005
commit a634dab1a6
23 changed files with 12 additions and 215 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
src/mainboard/51nb/x210/devicetree.cb
View File

@ -71,15 +71,6 @@ chip soc/intel/skylake
register "serirq_mode" = "SERIRQ_CONTINUOUS" register "serirq_mode" = "SERIRQ_CONTINUOUS"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
register "PmConfigPciClockRun" = "1" register "PmConfigPciClockRun" = "1"
# Enable Root Ports 3, 4 and 9 # Enable Root Ports 3, 4 and 9

9
src/mainboard/asrock/h110m/devicetree.cb
View File

@ -42,15 +42,6 @@ chip soc/intel/skylake
register "DspEnable" = "0" register "DspEnable" = "0"
register "PchHdaVcType" = "Vc1" register "PchHdaVcType" = "Vc1"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# Set LPC Serial IRQ mode # Set LPC Serial IRQ mode
register "serirq_mode" = "SERIRQ_CONTINUOUS" register "serirq_mode" = "SERIRQ_CONTINUOUS"

9
src/mainboard/facebook/monolith/devicetree.cb
View File

@ -62,15 +62,6 @@ chip soc/intel/skylake
[7] = 0, \ [7] = 0, \
}" }"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# Enabling SLP_S3#, SLP_S4#, SLP_SUS and SLP_A Stretch # Enabling SLP_S3#, SLP_S4#, SLP_SUS and SLP_A Stretch
# SLP_S3 Minimum Assertion Width. Values 0: 60us, 1: 1ms, 2: 50ms, 3: 2s # SLP_S3 Minimum Assertion Width. Values 0: 60us, 1: 1ms, 2: 50ms, 3: 2s
register "PmConfigSlpS3MinAssert" = "2" register "PmConfigSlpS3MinAssert" = "2"

9
src/mainboard/google/eve/devicetree.cb
View File

@ -62,15 +62,6 @@ chip soc/intel/skylake
register "PmConfigSlpAMinAssert" = "3" # 2s register "PmConfigSlpAMinAssert" = "3" # 2s
register "PmTimerDisabled" = "1" register "PmTimerDisabled" = "1"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# VR Settings Configuration for 4 Domains # VR Settings Configuration for 4 Domains
#+----------------+-------+-------+-------+-------+ #+----------------+-------+-------+-------+-------+
#| Domain/Setting | SA | IA | GTUS | GTS | #| Domain/Setting | SA | IA | GTUS | GTS |

9
src/mainboard/google/fizz/variants/baseboard/devicetree.cb
View File

@ -98,15 +98,6 @@ chip soc/intel/skylake
# send VR mailbox command for IA/GT/SA rails # send VR mailbox command for IA/GT/SA rails
register "IslVrCmd" = "2" register "IslVrCmd" = "2"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# VR Settings Configuration for 4 Domains # VR Settings Configuration for 4 Domains
#+----------------+-------+-------+-------+-------+ #+----------------+-------+-------+-------+-------+
#| Domain/Setting | SA | IA | GTUS | GTS | #| Domain/Setting | SA | IA | GTUS | GTS |

9
src/mainboard/google/glados/devicetree.cb
View File

@ -64,15 +64,6 @@ chip soc/intel/skylake
register "PmConfigSlpAMinAssert" = "3" # 2s register "PmConfigSlpAMinAssert" = "3" # 2s
register "PmTimerDisabled" = "1" register "PmTimerDisabled" = "1"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# Enable Root port 1 # Enable Root port 1
register "PcieRpEnable[0]" = "1" register "PcieRpEnable[0]" = "1"
# Enable CLKREQ# # Enable CLKREQ#

9
src/mainboard/google/poppy/variants/atlas/devicetree.cb
View File

@ -77,15 +77,6 @@ chip soc/intel/skylake
}" }"
register "tcc_offset" = "10" register "tcc_offset" = "10"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# VR Settings Configuration for 4 Domains # VR Settings Configuration for 4 Domains
#+----------------+-------+-------+-------+-------+ #+----------------+-------+-------+-------+-------+
#| Domain/Setting | SA | IA | GTUS | GTS | #| Domain/Setting | SA | IA | GTUS | GTS |

9
src/mainboard/google/poppy/variants/baseboard/devicetree.cb
View File

@ -59,15 +59,6 @@ chip soc/intel/skylake
register "PmConfigSlpAMinAssert" = "3" # 2s register "PmConfigSlpAMinAssert" = "3" # 2s
register "PmTimerDisabled" = "1" register "PmTimerDisabled" = "1"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# VR Settings Configuration for 4 Domains # VR Settings Configuration for 4 Domains
#+----------------+-------+-------+-------+-------+ #+----------------+-------+-------+-------+-------+
#| Domain/Setting | SA | IA | GTUS | GTS | #| Domain/Setting | SA | IA | GTUS | GTS |

9
src/mainboard/google/poppy/variants/nami/devicetree.cb
View File

@ -62,15 +62,6 @@ chip soc/intel/skylake
# send VR mailbox command for IA/GT/SA rails # send VR mailbox command for IA/GT/SA rails
register "IslVrCmd" = "2" register "IslVrCmd" = "2"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# VR Settings Configuration for 4 Domains # VR Settings Configuration for 4 Domains
#+----------------+-------+-------+-------+-------+ #+----------------+-------+-------+-------+-------+
#| Domain/Setting | SA | IA | GTUS | GTS | #| Domain/Setting | SA | IA | GTUS | GTS |

9
src/mainboard/google/poppy/variants/nautilus/devicetree.cb
View File

@ -59,15 +59,6 @@ chip soc/intel/skylake
register "PmConfigSlpAMinAssert" = "3" # 2s register "PmConfigSlpAMinAssert" = "3" # 2s
register "PmTimerDisabled" = "1" register "PmTimerDisabled" = "1"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# VR Slew rate setting for improving audible noise # VR Slew rate setting for improving audible noise
register "AcousticNoiseMitigation" = "1" register "AcousticNoiseMitigation" = "1"
register "FastPkgCRampDisableIa" = "1" register "FastPkgCRampDisableIa" = "1"

9
src/mainboard/google/poppy/variants/nocturne/devicetree.cb
View File

@ -73,15 +73,6 @@ chip soc/intel/skylake
}" }"
register "tcc_offset" = "10" register "tcc_offset" = "10"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# VR Settings Configuration for 4 Domains # VR Settings Configuration for 4 Domains
#+----------------+-------+-------+-------+-------+ #+----------------+-------+-------+-------+-------+
#| Domain/Setting | SA | IA | GTUS | GTS | #| Domain/Setting | SA | IA | GTUS | GTS |

9
src/mainboard/google/poppy/variants/rammus/devicetree.cb
View File

@ -69,15 +69,6 @@ chip soc/intel/skylake
register "PmConfigSlpAMinAssert" = "3" # 2s register "PmConfigSlpAMinAssert" = "3" # 2s
register "PmTimerDisabled" = "1" register "PmTimerDisabled" = "1"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# VR Settings Configuration for 4 Domains # VR Settings Configuration for 4 Domains
#+----------------+-------+-------+-------+-------+ #+----------------+-------+-------+-------+-------+
#| Domain/Setting | SA | IA | GTUS | GTS | #| Domain/Setting | SA | IA | GTUS | GTS |

9
src/mainboard/google/poppy/variants/soraka/devicetree.cb
View File

@ -59,15 +59,6 @@ chip soc/intel/skylake
register "PmConfigSlpAMinAssert" = "3" # 2s register "PmConfigSlpAMinAssert" = "3" # 2s
register "PmTimerDisabled" = "1" register "PmTimerDisabled" = "1"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# VR Settings Configuration for 4 Domains # VR Settings Configuration for 4 Domains
#+----------------+-------+-------+-------+-------+ #+----------------+-------+-------+-------+-------+
#| Domain/Setting | SA | IA | GTUS | GTS | #| Domain/Setting | SA | IA | GTUS | GTS |

9
src/mainboard/intel/kblrvp/variants/baseboard/devicetree.cb
View File

@ -32,15 +32,6 @@ chip soc/intel/skylake
register "SaGv" = "SaGv_Enabled" register "SaGv" = "SaGv_Enabled"
register "PchHdaVcType" = "Vc1" register "PchHdaVcType" = "Vc1"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# Enabling SLP_S3#, SLP_S4#, SLP_SUS and SLP_A Stretch # Enabling SLP_S3#, SLP_S4#, SLP_SUS and SLP_A Stretch
# SLP_S3 Minimum Assertion Width. Values 0: 60us, 1: 1ms, 2: 50ms, 3: 2s # SLP_S3 Minimum Assertion Width. Values 0: 60us, 1: 1ms, 2: 50ms, 3: 2s
register "PmConfigSlpS3MinAssert" = "2" register "PmConfigSlpS3MinAssert" = "2"

9
src/mainboard/intel/kunimitsu/devicetree.cb
View File

@ -37,15 +37,6 @@ chip soc/intel/skylake
register "SaGv" = "SaGv_Enabled" register "SaGv" = "SaGv_Enabled"
register "PmTimerDisabled" = "1" register "PmTimerDisabled" = "1"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# Enabling SLP_S3#, SLP_S4#, SLP_SUS and SLP_A Stretch # Enabling SLP_S3#, SLP_S4#, SLP_SUS and SLP_A Stretch
# SLP_S3 Minimum Assertion Width. Values 0: 60us, 1: 1ms, 2: 50ms, 3: 2s # SLP_S3 Minimum Assertion Width. Values 0: 60us, 1: 1ms, 2: 50ms, 3: 2s
register "PmConfigSlpS3MinAssert" = "0x02" register "PmConfigSlpS3MinAssert" = "0x02"

9
src/mainboard/intel/saddlebrook/devicetree.cb
View File

@ -175,15 +175,6 @@ chip soc/intel/skylake
# Must leave UART0 enabled or SD/eMMC will not work as PCI # Must leave UART0 enabled or SD/eMMC will not work as PCI
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
register "EnableSata" = "1" register "EnableSata" = "1"
register "SataSalpSupport" = "1" register "SataSalpSupport" = "1"
register "SataPortsEnable" = "{ \ register "SataPortsEnable" = "{ \

9
src/mainboard/libretrend/lt1000/devicetree.cb
View File

@ -69,15 +69,6 @@ chip soc/intel/skylake
register "PmConfigSlpAMinAssert" = "3" # 2s register "PmConfigSlpAMinAssert" = "3" # 2s
register "PmTimerDisabled" = "1" register "PmTimerDisabled" = "1"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# VR Settings Configuration for 4 Domains # VR Settings Configuration for 4 Domains
#+----------------+-------+-------+-------------+-------+ #+----------------+-------+-------+-------------+-------+
#| Domain/Setting | SA | IA | GT-Unsliced | GT | #| Domain/Setting | SA | IA | GT-Unsliced | GT |

9
src/mainboard/protectli/vault_kbl/devicetree.cb
View File

@ -60,15 +60,6 @@ chip soc/intel/skylake
register "PmConfigSlpSusMinAssert" = "1" # 500ms register "PmConfigSlpSusMinAssert" = "1" # 500ms
register "PmConfigSlpAMinAssert" = "3" # 2s register "PmConfigSlpAMinAssert" = "3" # 2s
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# VR Settings Configuration for 4 Domains # VR Settings Configuration for 4 Domains
#+----------------+-------+-------+-------+-------+ #+----------------+-------+-------+-------+-------+
#| Domain/Setting | SA | IA | GTUS | GTS | #| Domain/Setting | SA | IA | GTUS | GTS |

9
src/mainboard/purism/librem_skl/devicetree.cb
View File

@ -78,15 +78,6 @@ chip soc/intel/skylake
# EC/KBC requires continuous mode # EC/KBC requires continuous mode
register "serirq_mode" = "SERIRQ_CONTINUOUS" register "serirq_mode" = "SERIRQ_CONTINUOUS"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# VR Settings Configuration for 4 Domains # VR Settings Configuration for 4 Domains
#+----------------+-----------+-----------+-------------+----------+ #+----------------+-----------+-----------+-------------+----------+
#| Domain/Setting | SA | IA | GT Unsliced | GT | #| Domain/Setting | SA | IA | GT Unsliced | GT |

9
src/mainboard/razer/blade_stealth_kbl/devicetree.cb
View File

@ -57,15 +57,6 @@ chip soc/intel/skylake
register "serirq_mode" = "SERIRQ_CONTINUOUS" register "serirq_mode" = "SERIRQ_CONTINUOUS"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# VR Settings Configuration for 4 Domains # VR Settings Configuration for 4 Domains
#+----------------+-----------+-----------+-------------+----------+ #+----------------+-----------+-----------+-------------+----------+
#| Domain/Setting | SA | IA | GT Unsliced | GT | #| Domain/Setting | SA | IA | GT Unsliced | GT |

9
src/mainboard/supermicro/x11-lga1151-series/devicetree.cb
View File

@ -15,15 +15,6 @@ chip soc/intel/skylake
register "Device4Enable" = "1" register "Device4Enable" = "1"
register "SaGv" = "SaGv_Disabled" register "SaGv" = "SaGv_Disabled"
register "pirqa_routing" = "PCH_IRQ11"
register "pirqb_routing" = "PCH_IRQ10"
register "pirqc_routing" = "PCH_IRQ11"
register "pirqd_routing" = "PCH_IRQ11"
register "pirqe_routing" = "PCH_IRQ11"
register "pirqf_routing" = "PCH_IRQ11"
register "pirqg_routing" = "PCH_IRQ11"
register "pirqh_routing" = "PCH_IRQ11"
# SATA configuration # SATA configuration
register "SataMode" = "KBLFSP_SATA_MODE_AHCI" register "SataMode" = "KBLFSP_SATA_MODE_AHCI"
register "EnableSata" = "1" register "EnableSata" = "1"

13
src/soc/intel/skylake/chip.h
View File

@ -49,19 +49,6 @@ struct soc_intel_skylake_config {
GPU_BACKLIGHT_POLARITY_LOW, GPU_BACKLIGHT_POLARITY_LOW,
} gpu_pch_backlight_polarity; } gpu_pch_backlight_polarity;
/*
* Interrupt Routing configuration
* If bit7 is 1, the interrupt is disabled.
*/
uint8_t pirqa_routing;
uint8_t pirqb_routing;
uint8_t pirqc_routing;
uint8_t pirqd_routing;
uint8_t pirqe_routing;
uint8_t pirqf_routing;
uint8_t pirqg_routing;
uint8_t pirqh_routing;
/* Gpio group routed to each dword of the GPE0 block. Values are /* Gpio group routed to each dword of the GPE0 block. Values are
* of the form GPP_[A:G] or GPD. */ * of the form GPP_[A:G] or GPD. */
uint8_t gpe0_dw0; /* GPE0_31_0 STS/EN */ uint8_t gpe0_dw0; /* GPE0_31_0 STS/EN */

25
src/soc/intel/skylake/irq.c
View File

@ -240,18 +240,17 @@ void soc_irq_settings(FSP_SIL_UPD *params)
void soc_pch_pirq_init(const struct device *dev) void soc_pch_pirq_init(const struct device *dev)
{ {
const config_t *config = config_of(dev);
uint8_t pch_interrupt_routing[MAX_PXRC_CONFIG]; uint8_t pch_interrupt_routing[MAX_PXRC_CONFIG];
struct device *irq_dev; struct device *irq_dev;
pch_interrupt_routing[0] = config->pirqa_routing; pch_interrupt_routing[0] = PCH_IRQ11;
pch_interrupt_routing[1] = config->pirqb_routing; pch_interrupt_routing[1] = PCH_IRQ10;
pch_interrupt_routing[2] = config->pirqc_routing; pch_interrupt_routing[2] = PCH_IRQ11;
pch_interrupt_routing[3] = config->pirqd_routing; pch_interrupt_routing[3] = PCH_IRQ11;
pch_interrupt_routing[4] = config->pirqe_routing; pch_interrupt_routing[4] = PCH_IRQ11;
pch_interrupt_routing[5] = config->pirqf_routing; pch_interrupt_routing[5] = PCH_IRQ11;
pch_interrupt_routing[6] = config->pirqg_routing; pch_interrupt_routing[6] = PCH_IRQ11;
pch_interrupt_routing[7] = config->pirqh_routing; pch_interrupt_routing[7] = PCH_IRQ11;
itss_irq_init(pch_interrupt_routing); itss_irq_init(pch_interrupt_routing);
@ -265,16 +264,16 @@ void soc_pch_pirq_init(const struct device *dev)
switch (int_pin) { switch (int_pin) {
case 1: /* INTA# */ case 1: /* INTA# */
int_line = config->pirqa_routing; int_line = pch_interrupt_routing[0];
break; break;
case 2: /* INTB# */ case 2: /* INTB# */
int_line = config->pirqb_routing; int_line = pch_interrupt_routing[1];
break; break;
case 3: /* INTC# */ case 3: /* INTC# */
int_line = config->pirqc_routing; int_line = pch_interrupt_routing[2];
break; break;
case 4: /* INTD# */ case 4: /* INTD# */
int_line = config->pirqd_routing; int_line = pch_interrupt_routing[3];
break; break;
} }