GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/intel/i82801{i,j}x/chip.h: Use boolean where appropriate 

Change-Id: I867451ae3d6d37033c9e0e57a4d7fd4a06dedbef
Signed-off-by: Elyes Haouas <ehaouas@noos.fr>
Signed-off-by: Felix Singer <felixsinger@posteo.net>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/77738
Reviewed-by: Felix Singer <service+coreboot-gerrit@felixsinger.de>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nicholas Chin <nic.c3.14@gmail.com>
This commit is contained in:
Elyes Haouas 2023-09-09 10:18:03 +02:00 committed by Felix Singer
parent 550f55e4f6
commit a7f55af995
4 changed files with 13 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/southbridge/intel/i82801ix/chip.h
View File

@ -56,12 +56,12 @@ struct southbridge_intel_i82801ix_config {
/* IDE configuration */ /* IDE configuration */
uint8_t sata_port_map : 6; uint8_t sata_port_map : 6;
unsigned int sata_clock_request : 1; bool sata_clock_request;
unsigned int sata_traffic_monitor : 1; bool sata_traffic_monitor;
unsigned int c4onc3_enable:1; bool c4onc3_enable;
unsigned int c5_enable : 1; bool c5_enable;
unsigned int c6_enable : 1; bool c6_enable;
unsigned int throttle_duty : 3; unsigned int throttle_duty : 3;

4
src/southbridge/intel/i82801ix/lpc.c
View File

@ -142,14 +142,14 @@ bool southbridge_support_c5(void)
{ {
struct device *lpc_dev = __pci_0_1f_0; struct device *lpc_dev = __pci_0_1f_0;
struct southbridge_intel_i82801ix_config *config = lpc_dev->chip_info; struct southbridge_intel_i82801ix_config *config = lpc_dev->chip_info;
return config->c5_enable == 1; return config->c5_enable;
} }
bool southbridge_support_c6(void) bool southbridge_support_c6(void)
{ {
struct device *lpc_dev = __pci_0_1f_0; struct device *lpc_dev = __pci_0_1f_0;
struct southbridge_intel_i82801ix_config *config = lpc_dev->chip_info; struct southbridge_intel_i82801ix_config *config = lpc_dev->chip_info;
return config->c6_enable == 1; return config->c6_enable;
} }
static void i82801ix_power_options(struct device *dev) static void i82801ix_power_options(struct device *dev)

8
src/southbridge/intel/i82801jx/chip.h
View File

@ -43,11 +43,11 @@ struct southbridge_intel_i82801jx_config {
/* IDE configuration */ /* IDE configuration */
uint8_t sata_port_map : 6; uint8_t sata_port_map : 6;
unsigned int sata_clock_request : 1; bool sata_clock_request;
unsigned int c4onc3_enable:1; bool c4onc3_enable;
unsigned int c5_enable : 1; bool c5_enable;
unsigned int c6_enable : 1; bool c6_enable;
unsigned int throttle_duty : 3; unsigned int throttle_duty : 3;

4
src/southbridge/intel/i82801jx/lpc.c
View File

@ -144,14 +144,14 @@ bool southbridge_support_c5(void)
{ {
struct device *lpc_dev = __pci_0_1f_0; struct device *lpc_dev = __pci_0_1f_0;
struct southbridge_intel_i82801jx_config *config = lpc_dev->chip_info; struct southbridge_intel_i82801jx_config *config = lpc_dev->chip_info;
return config->c5_enable == 1; return config->c5_enable;
} }
bool southbridge_support_c6(void) bool southbridge_support_c6(void)
{ {
struct device *lpc_dev = __pci_0_1f_0; struct device *lpc_dev = __pci_0_1f_0;
struct southbridge_intel_i82801jx_config *config = lpc_dev->chip_info; struct southbridge_intel_i82801jx_config *config = lpc_dev->chip_info;
return config->c6_enable == 1; return config->c6_enable;
} }
static void i82801jx_power_options(struct device *dev) static void i82801jx_power_options(struct device *dev)