usbdebug: Remove redundant setup
Taking ownership is handled with DBGP_OWNER within usbdebug driver code. Change-Id: Ia5da10d385cda1b4968f812967ea8a54d7e3c974 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/20824 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: David Guckian <david.guckian@intel.com> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
parent
d4ce1ded01
commit
ab1d2ac626
|
@ -185,10 +185,6 @@ config EHCI_BAR
|
|||
hex
|
||||
default 0xd8000000
|
||||
|
||||
config EHCI_DEBUG_OFFSET
|
||||
hex
|
||||
default 0xa0
|
||||
|
||||
config SERIRQ_CONTINUOUS_MODE
|
||||
bool
|
||||
default y
|
||||
|
|
|
@ -41,8 +41,6 @@ void pci_ehci_dbg_set_port(pci_devfn_t dev, unsigned int port)
|
|||
|
||||
void pci_ehci_dbg_enable(pci_devfn_t dev, unsigned long base)
|
||||
{
|
||||
u32 tmp32;
|
||||
|
||||
if (!dev)
|
||||
return;
|
||||
|
||||
|
@ -51,9 +49,4 @@ void pci_ehci_dbg_enable(pci_devfn_t dev, unsigned long base)
|
|||
|
||||
/* Enable access to the EHCI memory space registers. */
|
||||
pci_write_config8(dev, PCI_COMMAND, PCI_COMMAND_MEMORY);
|
||||
|
||||
/* Force ownership of hte Debug Port to the EHCI controller. */
|
||||
tmp32 = read32((void *)(base + CONFIG_EHCI_DEBUG_OFFSET));
|
||||
tmp32 |= (1 << 30);
|
||||
write32((void *)(base + CONFIG_EHCI_DEBUG_OFFSET), tmp32);
|
||||
}
|
||||
|
|
|
@ -37,10 +37,6 @@ config EHCI_BAR
|
|||
hex
|
||||
default 0xfef00000
|
||||
|
||||
config EHCI_DEBUG_OFFSET
|
||||
hex
|
||||
default 0xa0
|
||||
|
||||
config SERIRQ_CONTINUOUS_MODE
|
||||
bool
|
||||
default n
|
||||
|
|
Loading…
Reference in New Issue