mb/google/zork: set APU_EDP_BL_DISABLE to low as default
set APU_EDP_BL_DISABLE(GPIO_85) to low to avoid the VARY_BL fast than APU_DP_BLON. BUG=b:171954512 BRANCH=zork TEST=validate the panel sequence with scope. Signed-off-by: Chris Wang <chris.wang@amd.corp-partner.google.com> Change-Id: Ia6d3f4335583bb2d91a6bce96d89cff84247d0ad Reviewed-on: https://review.coreboot.org/c/coreboot/+/48203 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kangheui Won <khwon@chromium.org>
This commit is contained in:
parent
86a241e90c
commit
ad481c475f
|
@ -95,8 +95,8 @@ static const struct soc_amd_gpio gpio_set_stage_ram[] = {
|
||||||
/* GPIO_77 - GPIO_83: Not available */
|
/* GPIO_77 - GPIO_83: Not available */
|
||||||
/* HP_INT_ODL */
|
/* HP_INT_ODL */
|
||||||
PAD_GPI(GPIO_84, PULL_NONE),
|
PAD_GPI(GPIO_84, PULL_NONE),
|
||||||
/* APU_EDP_BL_DISABLE TODP: Set low in depthcharge */
|
/* APU_EDP_BL_DISABLE */
|
||||||
PAD_GPO(GPIO_85, HIGH),
|
PAD_GPO(GPIO_85, LOW),
|
||||||
/* RAM ID 2 - Keep High */
|
/* RAM ID 2 - Keep High */
|
||||||
PAD_GPO(GPIO_86, HIGH),
|
PAD_GPO(GPIO_86, HIGH),
|
||||||
/* EMMC_DATA7 */
|
/* EMMC_DATA7 */
|
||||||
|
|
|
@ -99,8 +99,8 @@ static const struct soc_amd_gpio gpio_set_stage_ram[] = {
|
||||||
/* GPIO_77 - GPIO_83: Not available */
|
/* GPIO_77 - GPIO_83: Not available */
|
||||||
/* RAM_ID_4 */
|
/* RAM_ID_4 */
|
||||||
PAD_GPI(GPIO_84, PULL_NONE),
|
PAD_GPI(GPIO_84, PULL_NONE),
|
||||||
/* APU_EDP_BL_DISABLE TODP: Set low in depthcharge */
|
/* APU_EDP_BL_DISABLE */
|
||||||
PAD_GPO(GPIO_85, HIGH),
|
PAD_GPO(GPIO_85, LOW),
|
||||||
/* WIFI_AUX_RESET_L */
|
/* WIFI_AUX_RESET_L */
|
||||||
PAD_GPO(GPIO_86, HIGH),
|
PAD_GPO(GPIO_86, HIGH),
|
||||||
/* EMMC_DATA7 */
|
/* EMMC_DATA7 */
|
||||||
|
|
Loading…
Reference in New Issue