vendorcode/amd/agesa: Use F15TN AGESA for F15RL
For the moment we make use of Trinity f15tn AGESA for Richland f15rl support until we have properly worked out the discrepancies. Adds RL-A1 Richland stepping cpuid to F15TnLogicalIdTables lookup. We later wish to merge f15tn and f15rl support into the AGESA in any case. Change-Id: Ia9070d4e392ce7eb912771d1c7b3ef1440f8e8a8 Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Reviewed-on: http://review.coreboot.org/7559 Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Tested-by: build bot (Jenkins) Reviewed-by: Nicolas Reinecke <nr@das-labor.org>
This commit is contained in:
parent
eaab6305be
commit
b06eaf76b5
|
@ -3,4 +3,5 @@ subdirs-$(CONFIG_CPU_AMD_AGESA_FAMILY12) += f12
|
|||
subdirs-$(CONFIG_CPU_AMD_AGESA_FAMILY14) += f14
|
||||
subdirs-$(CONFIG_CPU_AMD_AGESA_FAMILY15) += f15
|
||||
subdirs-$(CONFIG_CPU_AMD_AGESA_FAMILY15_TN) += f15tn
|
||||
subdirs-$(CONFIG_CPU_AMD_AGESA_FAMILY15_RL) += f15tn
|
||||
subdirs-$(CONFIG_CPU_AMD_AGESA_FAMILY16_KB) += f16kb
|
||||
|
|
|
@ -82,6 +82,10 @@ GetF15TnLogicalIdAndRev (
|
|||
|
||||
STATIC CONST CPU_LOGICAL_ID_XLAT ROMDATA CpuF15TnLogicalIdAndRevArray[] =
|
||||
{
|
||||
{
|
||||
0x6131,
|
||||
AMD_F15_TN_A1 // RL_A1 (Richland)
|
||||
},
|
||||
{
|
||||
0x6101,
|
||||
AMD_F15_TN_A1
|
||||
|
|
Loading…
Reference in New Issue