GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

nb/intel/nehalem: Add some debug output 

Change-Id: Icbdada0a8cdbcface5124a5f9ebd3d667c376902
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/36037
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Arthur Heymans 2019-10-14 18:18:46 +02:00 committed by Patrick Georgi
parent c892db6398
commit b572c9d5e5
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/northbridge/intel/nehalem/raminit.c
View File

@ -3730,6 +3730,9 @@ void raminit(const int s3resume, const u8 *spd_addrmap)
int cbmem_wasnot_inited; int cbmem_wasnot_inited;
x2ca8 = MCHBAR8(0x2ca8); x2ca8 = MCHBAR8(0x2ca8);
printk(RAM_DEBUG, "Scratchpad MCHBAR8(0x2ca8): 0x%04x\n", x2ca8);
deven = pci_read_config16(NORTHBRIDGE, D0F0_DEVEN); deven = pci_read_config16(NORTHBRIDGE, D0F0_DEVEN);
memset(&info, 0x5a, sizeof(info)); memset(&info, 0x5a, sizeof(info));
@ -4241,6 +4244,8 @@ void raminit(const int s3resume, const u8 *spd_addrmap)
if (x2ca8 == 0) { if (x2ca8 == 0) {
MCHBAR8_AND(0x2ca8, ~3); MCHBAR8_AND(0x2ca8, ~3);
MCHBAR8(0x2ca8) = MCHBAR8(0x2ca8) + 4; // "+" or "|"? MCHBAR8(0x2ca8) = MCHBAR8(0x2ca8) + 4; // "+" or "|"?
/* This issues a CPU reset without resetting the platform */
printk(BIOS_DEBUG, "Issuing a CPU reset\n");
MCHBAR32_OR(0x1af0, 0x10); MCHBAR32_OR(0x1af0, 0x10);
halt(); halt();
} }