GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/xeon_sp: correct wrong gpio register base offsets 

Reference: Intel doc# 633935-005 and 547817 rev1.5.

Change-Id: I38c20288a9839f8c3cf895f7b49941387bdca5e2
Signed-off-by: Michael Niewöhner <foss@mniewoehner.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/57677
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: David Hendricks <david.hendricks@gmail.com>
Reviewed-by: Lance Zhao
Reviewed-by: Jonathan Zhang <jonzhang@fb.com>
This commit is contained in:
Michael Niewöhner 2021-09-15 16:42:17 +02:00 committed by Patrick Georgi
parent 9abeb9c062
commit bf46ba5adb
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/soc/intel/xeon_sp/include/soc/lewisburg_pch_gpio_defs.h
View File

@ -656,12 +656,12 @@
#define GPIO_DRIVER_IRQ_ROUTE_IRQ14 0 #define GPIO_DRIVER_IRQ_ROUTE_IRQ14 0
#define GPIO_DRIVER_IRQ_ROUTE_IRQ15 8 #define GPIO_DRIVER_IRQ_ROUTE_IRQ15 8
#define HOSTSW_OWN_REG_0 0xd0 #define HOSTSW_OWN_REG_0 0x80
#define PAD_CFG_BASE 0x400 #define PAD_CFG_BASE 0x400
#define GPI_INT_STS_0 0x100 #define GPI_INT_STS_0 0x100
#define GPI_INT_EN_0 0x120 #define GPI_INT_EN_0 0x110
#define GPI_SMI_STS_0 0x180 #define GPI_SMI_STS_0 0x140
#define GPI_SMI_EN_0 0x1a0 #define GPI_SMI_EN_0 0x150
#define GPI_NMI_STS_0 0x160 #define GPI_NMI_STS_0 0x160
#define GPI_NMI_EN_0 0x170 #define GPI_NMI_EN_0 0x170