soc/imgtech/pistachio: Convert to `board_reset()`
Change-Id: If8fc29c46e2cbc69f94ea8b6dc414a93d82ffb28 Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/29050 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
This commit is contained in:
parent
496fb23c5d
commit
c6fe265f68
|
@ -23,7 +23,6 @@ config CPU_IMGTEC_PISTACHIO
|
||||||
select HAVE_MONOTONIC_TIMER
|
select HAVE_MONOTONIC_TIMER
|
||||||
select HAVE_UART_SPECIAL
|
select HAVE_UART_SPECIAL
|
||||||
select GENERIC_GPIO_LIB
|
select GENERIC_GPIO_LIB
|
||||||
select HAVE_HARD_RESET
|
|
||||||
select UART_OVERRIDE_REFCLK
|
select UART_OVERRIDE_REFCLK
|
||||||
bool
|
bool
|
||||||
|
|
||||||
|
|
|
@ -20,7 +20,7 @@
|
||||||
#define PISTACHIO_WD_ADDR 0xB8102100
|
#define PISTACHIO_WD_ADDR 0xB8102100
|
||||||
#define PISTACHIO_WD_SW_RST_OFFSET 0x0000
|
#define PISTACHIO_WD_SW_RST_OFFSET 0x0000
|
||||||
|
|
||||||
void do_hard_reset(void)
|
void do_board_reset(void)
|
||||||
{
|
{
|
||||||
/* Generate system reset */
|
/* Generate system reset */
|
||||||
write32(PISTACHIO_WD_ADDR + PISTACHIO_WD_SW_RST_OFFSET, 0x1);
|
write32(PISTACHIO_WD_ADDR + PISTACHIO_WD_SW_RST_OFFSET, 0x1);
|
||||||
|
|
Loading…
Reference in New Issue