make early_mtrr_init() invisible for cache as ram targets as it breaks them.
Fix up converted mainboards that still used early_mtrr_init() Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5678 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
parent
f97654833a
commit
c9ce895199
|
@ -62,6 +62,7 @@ static inline void cache_lbmem(int type)
|
|||
enable_cache();
|
||||
}
|
||||
|
||||
#if !defined(CONFIG_USE_DCACHE_RAM) || (CONFIG_USE_DCACHE_RAM == 0)
|
||||
/* the fixed and variable MTTRs are power-up with random values,
|
||||
* clear them to MTRR_TYPE_UNCACHEABLE for safty.
|
||||
*/
|
||||
|
@ -118,6 +119,7 @@ static inline void early_mtrr_init(void)
|
|||
do_early_mtrr_init(mtrr_msrs);
|
||||
enable_cache();
|
||||
}
|
||||
#endif
|
||||
|
||||
static inline int early_mtrr_init_detected(void)
|
||||
{
|
||||
|
|
|
@ -95,11 +95,6 @@ void main(unsigned long bist)
|
|||
enable_smbus();
|
||||
smbus_fixup(&ctrl);
|
||||
|
||||
if (bist == 0) {
|
||||
print_debug("doing early_mtrr\n");
|
||||
early_mtrr_init();
|
||||
}
|
||||
|
||||
/* Halt if there was a built-in self test failure. */
|
||||
report_bist_failure(bist);
|
||||
|
||||
|
|
|
@ -93,11 +93,6 @@ void main(unsigned long bist)
|
|||
enable_smbus();
|
||||
smbus_fixup(&ctrl);
|
||||
|
||||
if (bist == 0) {
|
||||
print_debug("doing early_mtrr\n");
|
||||
early_mtrr_init();
|
||||
}
|
||||
|
||||
/* Halt if there was a built-in self test failure. */
|
||||
report_bist_failure(bist);
|
||||
|
||||
|
|
|
@ -67,9 +67,6 @@ void main(unsigned long bist)
|
|||
enable_smbus();
|
||||
smbus_fixup(&ctrl);
|
||||
|
||||
if (bist == 0)
|
||||
early_mtrr_init();
|
||||
|
||||
/* Halt if there was a built-in self test failure. */
|
||||
report_bist_failure(bist);
|
||||
|
||||
|
|
Loading…
Reference in New Issue