soc/intel/tigerlake: Move MAX_CPUS to Kconfig

Most of the Kconfig files for Intel SOC devices define the MAX_CPUS
value within src/soc/intel/*/Kconfig.

Move the definition there for Tiger Lake and remove from the mainboard
Kconfig files.

Signed-off-by: Andy Pont <andy.pont@sdcsystems.com>
Change-Id: If145b9eb5d99821f4ce513118e4417d05f821ef5
Reviewed-on: https://review.coreboot.org/c/coreboot/+/55307
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
Andy Pont 2021-06-08 10:30:35 +01:00 committed by Patrick Georgi
parent 66b090a226
commit d2f52ff053
4 changed files with 4 additions and 12 deletions

View File

@ -69,10 +69,6 @@ config MAINBOARD_PART_NUMBER
default "Deltan" if BOARD_GOOGLE_DELTAN
default "Deltaur" if BOARD_GOOGLE_DELTAUR
config MAX_CPUS
int
default 8
config TPM_TIS_ACPI_INTERRUPT
int
default 23 # GPE0_DW0_23 (GPP_C23)

View File

@ -110,10 +110,6 @@ config MAINBOARD_PART_NUMBER
default "Volet" if BOARD_GOOGLE_VOLET
default "Chronicler" if BOARD_GOOGLE_CHRONICLER
config MAX_CPUS
int
default 8
config PCIEXP_HOTPLUG
default y

View File

@ -56,10 +56,6 @@ config MAINBOARD_FAMILY
string
default "Intel_tglrvp"
config MAX_CPUS
int
default 8
config PCIEXP_HOTPLUG
default y

View File

@ -77,6 +77,10 @@ config CPU_SPECIFIC_OPTIONS
select DISPLAY_FSP_VERSION_INFO
select HECI_DISABLE_USING_SMM
config MAX_CPUS
int
default 8
config DCACHE_RAM_BASE
default 0xfef00000