AMD K8: Move SB_HT_CHAIN_ON_BUS0 default 0
Define the default value under northbridge. The list of boards this patchset touches will change to use SB_HT_CHAIN_ON_BUS0 with follow-up patch. Based on code analysis, these boards already scan system bus as the first (active) HT chain, so it is placed as bus 0 even when this option was not explicitly selected. Change-Id: I5a00d6372cb89151940aeee517ea613398825c78 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/8353 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <edward.ocallaghan@koparo.com> Reviewed-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
This commit is contained in:
parent
04b1fc8669
commit
d44a03622e
|
@ -43,10 +43,6 @@ config MAX_PHYSICAL_CPUS
|
|||
int
|
||||
default 1
|
||||
|
||||
config SB_HT_CHAIN_ON_BUS0
|
||||
int
|
||||
default 0
|
||||
|
||||
config HT_CHAIN_END_UNITID_BASE
|
||||
hex
|
||||
default 0x20
|
||||
|
|
|
@ -43,10 +43,6 @@ config MAX_PHYSICAL_CPUS
|
|||
int
|
||||
default 2
|
||||
|
||||
config SB_HT_CHAIN_ON_BUS0
|
||||
int
|
||||
default 0
|
||||
|
||||
config HT_CHAIN_END_UNITID_BASE
|
||||
hex
|
||||
default 0x20
|
||||
|
|
|
@ -37,10 +37,6 @@ config MAX_PHYSICAL_CPUS
|
|||
int
|
||||
default 2
|
||||
|
||||
config SB_HT_CHAIN_ON_BUS0
|
||||
int
|
||||
default 0
|
||||
|
||||
config HT_CHAIN_END_UNITID_BASE
|
||||
hex
|
||||
default 0x20
|
||||
|
|
|
@ -36,10 +36,6 @@ config MAX_PHYSICAL_CPUS
|
|||
int
|
||||
default 2
|
||||
|
||||
config SB_HT_CHAIN_ON_BUS0
|
||||
int
|
||||
default 0
|
||||
|
||||
config HT_CHAIN_END_UNITID_BASE
|
||||
hex
|
||||
default 0x20
|
||||
|
|
|
@ -30,10 +30,6 @@ config APIC_ID_OFFSET
|
|||
hex
|
||||
default 0x0
|
||||
|
||||
config SB_HT_CHAIN_ON_BUS0
|
||||
int
|
||||
default 0
|
||||
|
||||
config MAINBOARD_PART_NUMBER
|
||||
string
|
||||
default "Khepri"
|
||||
|
|
|
@ -40,10 +40,6 @@ config HT_CHAIN_END_UNITID_BASE
|
|||
hex
|
||||
default 0x20
|
||||
|
||||
config SB_HT_CHAIN_ON_BUS0
|
||||
int
|
||||
default 0
|
||||
|
||||
config APIC_ID_OFFSET
|
||||
hex
|
||||
default 0x0
|
||||
|
|
|
@ -42,10 +42,6 @@ config HT_CHAIN_END_UNITID_BASE
|
|||
hex
|
||||
default 0x20
|
||||
|
||||
config SB_HT_CHAIN_ON_BUS0
|
||||
int
|
||||
default 0
|
||||
|
||||
config APIC_ID_OFFSET
|
||||
hex
|
||||
default 0x0
|
||||
|
|
|
@ -22,10 +22,6 @@ config APIC_ID_OFFSET
|
|||
hex
|
||||
default 0x0
|
||||
|
||||
config SB_HT_CHAIN_ON_BUS0
|
||||
int
|
||||
default 0
|
||||
|
||||
config MAINBOARD_PART_NUMBER
|
||||
string
|
||||
default "S2880"
|
||||
|
|
|
@ -23,10 +23,6 @@ config APIC_ID_OFFSET
|
|||
hex
|
||||
default 0x0
|
||||
|
||||
config SB_HT_CHAIN_ON_BUS0
|
||||
int
|
||||
default 0
|
||||
|
||||
config MAINBOARD_PART_NUMBER
|
||||
string
|
||||
default "S2882"
|
||||
|
|
|
@ -30,10 +30,6 @@ config APIC_ID_OFFSET
|
|||
hex
|
||||
default 0x10
|
||||
|
||||
config SB_HT_CHAIN_ON_BUS0
|
||||
int
|
||||
default 0
|
||||
|
||||
config MAINBOARD_PART_NUMBER
|
||||
string
|
||||
default "S4880"
|
||||
|
|
|
@ -30,10 +30,6 @@ config APIC_ID_OFFSET
|
|||
hex
|
||||
default 0x10
|
||||
|
||||
config SB_HT_CHAIN_ON_BUS0
|
||||
int
|
||||
default 0
|
||||
|
||||
config MAINBOARD_PART_NUMBER
|
||||
string
|
||||
default "S4882"
|
||||
|
|
|
@ -64,6 +64,10 @@ config SB_HT_CHAIN_UNITID_OFFSET_ONLY
|
|||
bool
|
||||
default n
|
||||
|
||||
config SB_HT_CHAIN_ON_BUS0
|
||||
int
|
||||
default 0
|
||||
|
||||
config QRANK_DIMM_SUPPORT
|
||||
bool
|
||||
default n
|
||||
|
|
Loading…
Reference in New Issue