GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/broadwell/pcie.c: Add some null checks 

These are present in Lynx Point.

Change-Id: I381f3cbf5fd18c952622f757135c0bde9ed6ed0d
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/45715
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Angel Pons 2020-09-25 00:32:44 +02:00 committed by Nico Huber
parent 2aaf7c0a1d
commit d5689dd289
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/soc/intel/broadwell/pcie.c
View File

@ -182,7 +182,7 @@ static void pch_pcie_device_set_func(int index, int pci_func)
/* Determine the new devfn for this port */
new_devfn = PCI_DEVFN(PCH_DEV_SLOT_PCIE, pci_func);
if (dev->path.pci.devfn != new_devfn) {
if (dev && dev->path.pci.devfn != new_devfn) {
printk(BIOS_DEBUG,
"PCH: PCIe map %02x.%1x -> %02x.%1x\n",
PCI_SLOT(dev->path.pci.devfn),
@ -204,6 +204,9 @@ static void pcie_enable_clock_gating(void)
int rp;
dev = rpc.ports[i];
if (!dev)
continue;
rp = root_port_number(dev);
if (!dev->enabled) {