mb/google/kahlee: Disable IOMMU
Unfortunately Stoney has an issue where enabling the IOMMU causes a 10%-50% decrease in the integrated graphics performance. It is also disabled by default on other stoney platforms. BUG=b:118612241 TEST=Verify that IOMMU is disabled. Change-Id: Ia396c7227cb21461ec8afbdf746721d4fb28083d Signed-off-by: Martin Roth <martinroth@google.com> Reviewed-on: https://review.coreboot.org/29342 Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Daniel Kurtz <djkurtz@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
41baf0c3ff
commit
d80884ea5a
|
@ -58,7 +58,7 @@ chip soc/amd/stoneyridge
|
|||
end
|
||||
device domain 0 on
|
||||
device pci 0.0 on end # Root Complex
|
||||
device pci 0.2 on end # IOMMU
|
||||
device pci 0.2 off end # IOMMU (Disabled for performance and battery)
|
||||
device pci 1.0 on end # Internal Graphics P2P bridge 0x98e4
|
||||
device pci 1.1 on end # Internal Multimedia
|
||||
device pci 2.0 on end # PCIe Host Bridge
|
||||
|
|
|
@ -61,7 +61,7 @@ chip soc/amd/stoneyridge
|
|||
end
|
||||
device domain 0 on
|
||||
device pci 0.0 on end # Root Complex
|
||||
device pci 0.2 on end # IOMMU
|
||||
device pci 0.2 off end # IOMMU (Disabled for performance and battery)
|
||||
device pci 1.0 on end # Internal Graphics P2P bridge 0x98e4
|
||||
device pci 1.1 on end # Internal Multimedia
|
||||
device pci 2.0 on end # PCIe Host Bridge
|
||||
|
|
|
@ -55,7 +55,7 @@ chip soc/amd/stoneyridge
|
|||
end
|
||||
device domain 0 on
|
||||
device pci 0.0 on end # Root Complex
|
||||
device pci 0.2 on end # IOMMU
|
||||
device pci 0.2 off end # IOMMU (Disabled for performance and battery)
|
||||
device pci 1.0 on end # Internal Graphics P2P bridge 0x98e4
|
||||
device pci 1.1 on end # Internal Multimedia
|
||||
device pci 2.0 on end # PCIe Host Bridge
|
||||
|
|
|
@ -61,7 +61,7 @@ chip soc/amd/stoneyridge
|
|||
end
|
||||
device domain 0 on
|
||||
device pci 0.0 on end # Root Complex
|
||||
device pci 0.2 on end # IOMMU
|
||||
device pci 0.2 off end # IOMMU (Disabled for performance and battery)
|
||||
device pci 1.0 on end # Internal Graphics P2P bridge 0x98e4
|
||||
device pci 1.1 on end # Internal Multimedia
|
||||
device pci 2.0 on end # PCIe Host Bridge
|
||||
|
|
|
@ -58,7 +58,7 @@ chip soc/amd/stoneyridge
|
|||
end
|
||||
device domain 0 on
|
||||
device pci 0.0 on end # Root Complex
|
||||
device pci 0.2 on end # IOMMU
|
||||
device pci 0.2 off end # IOMMU
|
||||
device pci 1.0 on end # Internal Graphics P2P bridge 0x98e4
|
||||
device pci 1.1 on end # Internal Multimedia
|
||||
device pci 2.0 on end # PCIe Host Bridge
|
||||
|
|
Loading…
Reference in New Issue