soc/intel/tigerlake: Add validity for TBT firmware authentication
After Thunderbolt firmware is downloaded to IMR, its authentication validity needs to be checked. This change adds the TBT firmware IMR status register offset and its authentication valid bit for valid_tbt_auth function usage. BUG=b:188695995 TEST=Built Voxel coreboot image successfully. Signed-off-by: John Zhao <john.zhao@intel.com> Change-Id: Ia25827f18a10bf4d2dcabfe81565ac326851af3e Reviewed-on: https://review.coreboot.org/c/coreboot/+/54709 Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
cf2c99f40c
commit
d8bb05ade0
|
@ -3,6 +3,10 @@
|
|||
#ifndef _SOC_TCSS_H_
|
||||
#define _SOC_TCSS_H_
|
||||
|
||||
/* Thunderbolt firmware IMR status */
|
||||
#define IOM_CSME_IMR_TBT_STATUS 0x14
|
||||
#define TBT_VALID_AUTHENTICATION (1 << 30)
|
||||
|
||||
/* IOM aux bias control registers in REGBAR MMIO space */
|
||||
#define IOM_AUX_BIAS_CTRL_PULLUP_OFFSET_0 0x1070
|
||||
#define IOM_AUX_BIAS_CTRL_PULLUP_OFFSET(x) (IOM_AUX_BIAS_CTRL_PULLUP_OFFSET_0 + (x) * 4)
|
||||
|
|
Loading…
Reference in New Issue