nb/intel/sandybridge: Limit SRT to Ivy Bridge and slow RAM
Reference code never enables SRT for Sandy Bridge, and only enables it for Ivy Bridge when the memory frequency is at most 1066 MHz. Tested on Asus P8H61-M PRO, still boots. Change-Id: I50527f311340584cf8290de2114ec2694cca3a83 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/47568 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
This commit is contained in:
parent
7f1363d9b4
commit
dca3cb572b
|
@ -759,13 +759,14 @@ static void dram_mr2(ramctr_timing *ctrl, u8 rank, int channel)
|
||||||
{
|
{
|
||||||
u16 pasr, cwl, mr2reg;
|
u16 pasr, cwl, mr2reg;
|
||||||
odtmap odt;
|
odtmap odt;
|
||||||
int srt;
|
int srt = 0;
|
||||||
|
|
||||||
pasr = 0;
|
pasr = 0;
|
||||||
cwl = ctrl->CWL - 5;
|
cwl = ctrl->CWL - 5;
|
||||||
odt = get_ODT(ctrl, channel);
|
odt = get_ODT(ctrl, channel);
|
||||||
|
|
||||||
srt = ctrl->extended_temperature_range && !ctrl->auto_self_refresh;
|
if (IS_IVY_CPU(ctrl->cpu) && ctrl->tCK >= TCK_1066MHZ)
|
||||||
|
srt = ctrl->extended_temperature_range && !ctrl->auto_self_refresh;
|
||||||
|
|
||||||
mr2reg = 0;
|
mr2reg = 0;
|
||||||
mr2reg = (mr2reg & ~0x07) | pasr;
|
mr2reg = (mr2reg & ~0x07) | pasr;
|
||||||
|
|
Loading…
Reference in New Issue