util/autoport: Update devicetree generation
CPU nodes are now declared in a common chipset.cb. TESTED: generates a proper devicetree for x220 based on logs. Change-Id: Ic1f2d3d611aa3979b846706b6f743f79a3c4e54d Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/69501 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
cdb26fd011
commit
ea6a3b488c
|
@ -35,34 +35,6 @@ func (i sandybridgemc) Scan(ctx Context, addr PCIDevData) {
|
|||
"gfx": fmt.Sprintf("GMA_STATIC_DISPLAYS(%d)", (inteltool.IGD[0xc6200] >> 12) & 1),
|
||||
},
|
||||
Children: []DevTreeNode{
|
||||
{
|
||||
Chip: "cpu_cluster",
|
||||
Dev: 0,
|
||||
Children: []DevTreeNode{
|
||||
{
|
||||
Chip: "cpu/intel/model_206ax",
|
||||
Comment: "FIXME: check all registers",
|
||||
Registers: map[string]string{
|
||||
/* FIXME:XX hardcoded. */
|
||||
"acpi_c1": "1",
|
||||
"acpi_c2": "3",
|
||||
"acpi_c3": "5",
|
||||
},
|
||||
Children: []DevTreeNode{
|
||||
{
|
||||
Chip: "lapic",
|
||||
Dev: 0,
|
||||
},
|
||||
{
|
||||
Chip: "lapic",
|
||||
Dev: 0xacac,
|
||||
Disabled: true,
|
||||
},
|
||||
},
|
||||
},
|
||||
},
|
||||
},
|
||||
|
||||
{
|
||||
Chip: "domain",
|
||||
Dev: 0,
|
||||
|
|
Loading…
Reference in New Issue