soc/intel/common: Include Alder Lake device IDs

Add Alder Lake specific CPU, System Agent, PCH (Alder Point aka ADP),
IGD device IDs.

Document Number: 619501, 619362

Change-Id: I17ce56a220e4dce2db2e0e69561b3d6dac9e65a2
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/44108
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
Subrata Banik 2020-08-03 14:29:25 +05:30
parent d1c590a666
commit f672f7ff7d
19 changed files with 447 additions and 2 deletions

View File

@ -2892,6 +2892,70 @@
#define PCI_DEVICE_ID_INTEL_MCC_ESPI_3 0x4b06 #define PCI_DEVICE_ID_INTEL_MCC_ESPI_3 0x4b06
#define PCI_DEVICE_ID_INTEL_MCC_ESPI_4 0x4b07 #define PCI_DEVICE_ID_INTEL_MCC_ESPI_4 0x4b07
#define PCI_DEVICE_ID_INTEL_JSP_SUPER_ESPI 0X4d87 #define PCI_DEVICE_ID_INTEL_JSP_SUPER_ESPI 0X4d87
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_0 0x7a00
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_1 0x7a01
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_2 0x7a02
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_3 0x7a03
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_4 0x7a04
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_5 0x7a05
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_6 0x7a06
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_7 0x7a07
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_8 0x7a08
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_9 0x7a09
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_10 0x7a0a
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_11 0x7a0b
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_12 0x7a0c
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_13 0x7a0d
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_14 0x7a0e
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_15 0x7a0f
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_16 0x7a10
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_17 0x7a11
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_18 0x7a12
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_19 0x7a13
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_20 0x7a14
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_21 0x7a15
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_22 0x7a16
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_23 0x7a17
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_24 0x7a18
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_25 0x7a19
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_26 0x7a1a
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_27 0x7a1b
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_28 0x7a1c
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_29 0x7a1d
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_30 0x7a1e
#define PCI_DEVICE_ID_INTEL_ADP_P_ESPI_31 0x7a1f
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_0 0x7a80
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_1 0x7a81
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_2 0x7a82
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_3 0x7a83
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_4 0x7a84
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_5 0x7a85
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_6 0x7a86
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_7 0x7a87
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_8 0x7a88
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_9 0x7a89
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_10 0x7a8a
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_11 0x7a8b
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_12 0x7a8c
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_13 0x7a8d
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_14 0x7a8e
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_15 0x7a8f
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_16 0x7a90
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_17 0x7a91
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_18 0x7a92
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_19 0x7a93
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_20 0x7a94
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_21 0x7a95
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_22 0x7a96
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_23 0x7a97
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_24 0x7a98
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_25 0x7a99
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_26 0x7a9a
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_27 0x7a9b
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_28 0x7a9c
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_29 0x7a9d
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_30 0x7a9e
#define PCI_DEVICE_ID_INTEL_ADP_S_ESPI_31 0x7a9f
/* Intel PCIE device ids */ /* Intel PCIE device ids */
#define PCI_DEVICE_ID_INTEL_SPT_LP_PCIE_RP1 0x9d10 #define PCI_DEVICE_ID_INTEL_SPT_LP_PCIE_RP1 0x9d10
@ -3130,6 +3194,48 @@
#define PCI_DEVICE_ID_INTEL_MCC_PCIE_RP6 0x4b3d #define PCI_DEVICE_ID_INTEL_MCC_PCIE_RP6 0x4b3d
#define PCI_DEVICE_ID_INTEL_MCC_PCIE_RP7 0x4b3e #define PCI_DEVICE_ID_INTEL_MCC_PCIE_RP7 0x4b3e
#define PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP1 0x51b8
#define PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP2 0x51b9
#define PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP3 0x51ba
#define PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP4 0x51bb
#define PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP5 0x51bc
#define PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP6 0x51bd
#define PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP7 0x51be
#define PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP8 0x51bf
#define PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP9 0x51b0
#define PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP10 0x51b1
#define PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP11 0x51b2
#define PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP12 0x51b3
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP1 0x7ab8
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP2 0x7ab9
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP3 0x7aba
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP4 0x7abb
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP5 0x7abc
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP6 0x7abd
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP7 0x7abe
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP8 0x7abf
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP9 0x7ab0
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP10 0x7ab1
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP11 0x7ab2
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP12 0x7ab3
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP13 0x7ab4
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP14 0x7ab5
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP15 0x7ab6
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP16 0x7ab7
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP17 0x7ac0
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP18 0x7ac1
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP19 0x7ac2
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP20 0x7ac3
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP21 0x7ac4
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP22 0x7ac5
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP23 0x7ac6
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP24 0x7ac7
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP25 0x7ac8
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP26 0x7ac9
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP27 0x7aca
#define PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP28 0x7acb
/* Intel SATA device Ids */ /* Intel SATA device Ids */
#define PCI_DEVICE_ID_INTEL_SPT_U_SATA 0x9d03 #define PCI_DEVICE_ID_INTEL_SPT_U_SATA 0x9d03
#define PCI_DEVICE_ID_INTEL_SPT_U_Y_PREMIUM_SATA 0x9d07 #define PCI_DEVICE_ID_INTEL_SPT_U_Y_PREMIUM_SATA 0x9d07
@ -3184,6 +3290,8 @@
#define PCI_DEVICE_ID_INTEL_TGP_PMC 0xa0a1 #define PCI_DEVICE_ID_INTEL_TGP_PMC 0xa0a1
#define PCI_DEVICE_ID_INTEL_MCC_PMC 0x4b21 #define PCI_DEVICE_ID_INTEL_MCC_PMC 0x4b21
#define PCI_DEVICE_ID_INTEL_JSP_PMC 0x4da1 #define PCI_DEVICE_ID_INTEL_JSP_PMC 0x4da1
#define PCI_DEVICE_ID_INTEL_ADP_P_PMC 0x7a21
#define PCI_DEVICE_ID_INTEL_ADP_S_PMC 0x7aa1
/* Intel I2C device Ids */ /* Intel I2C device Ids */
#define PCI_DEVICE_ID_INTEL_SPT_I2C0 0x9d60 #define PCI_DEVICE_ID_INTEL_SPT_I2C0 0x9d60
@ -3262,6 +3370,20 @@
#define PCI_DEVICE_ID_INTEL_JSP_I2C4 0x4dc5 #define PCI_DEVICE_ID_INTEL_JSP_I2C4 0x4dc5
#define PCI_DEVICE_ID_INTEL_JSP_I2C5 0x4dc6 #define PCI_DEVICE_ID_INTEL_JSP_I2C5 0x4dc6
#define PCI_DEVICE_ID_INTEL_ADP_P_I2C0 0x51e8
#define PCI_DEVICE_ID_INTEL_ADP_P_I2C1 0x51e9
#define PCI_DEVICE_ID_INTEL_ADP_P_I2C2 0x51ea
#define PCI_DEVICE_ID_INTEL_ADP_P_I2C3 0x51eb
#define PCI_DEVICE_ID_INTEL_ADP_P_I2C4 0x51c5
#define PCI_DEVICE_ID_INTEL_ADP_P_I2C5 0x51c6
#define PCI_DEVICE_ID_INTEL_ADP_S_I2C0 0x7acc
#define PCI_DEVICE_ID_INTEL_ADP_S_I2C1 0x7acd
#define PCI_DEVICE_ID_INTEL_ADP_S_I2C2 0x7ace
#define PCI_DEVICE_ID_INTEL_ADP_S_I2C3 0x7acf
#define PCI_DEVICE_ID_INTEL_ADP_S_I2C4 0x7afc
#define PCI_DEVICE_ID_INTEL_ADP_S_I2C5 0x7afd
/* Intel UART device Ids */ /* Intel UART device Ids */
#define PCI_DEVICE_ID_INTEL_SPT_UART0 0x9d27 #define PCI_DEVICE_ID_INTEL_SPT_UART0 0x9d27
#define PCI_DEVICE_ID_INTEL_SPT_UART1 0x9d28 #define PCI_DEVICE_ID_INTEL_SPT_UART1 0x9d28
@ -3305,6 +3427,22 @@
#define PCI_DEVICE_ID_INTEL_JSP_UART1 0x4da9 #define PCI_DEVICE_ID_INTEL_JSP_UART1 0x4da9
#define PCI_DEVICE_ID_INTEL_JSP_UART2 0x4dc7 #define PCI_DEVICE_ID_INTEL_JSP_UART2 0x4dc7
#define PCI_DEVICE_ID_INTEL_ADP_P_UART0 0x51a8
#define PCI_DEVICE_ID_INTEL_ADP_P_UART1 0x51a9
#define PCI_DEVICE_ID_INTEL_ADP_P_UART2 0x51c7
#define PCI_DEVICE_ID_INTEL_ADP_P_UART3 0x51da
#define PCI_DEVICE_ID_INTEL_ADP_P_UART4 0x51db
#define PCI_DEVICE_ID_INTEL_ADP_P_UART5 0x51dc
#define PCI_DEVICE_ID_INTEL_ADP_P_UART6 0x51dd
#define PCI_DEVICE_ID_INTEL_ADP_S_UART0 0x7aa8
#define PCI_DEVICE_ID_INTEL_ADP_S_UART1 0x7aa9
#define PCI_DEVICE_ID_INTEL_ADP_S_UART2 0x7afe
#define PCI_DEVICE_ID_INTEL_ADP_S_UART3 0x7adc
#define PCI_DEVICE_ID_INTEL_ADP_S_UART4 0x7add
#define PCI_DEVICE_ID_INTEL_ADP_S_UART5 0x7ade
#define PCI_DEVICE_ID_INTEL_ADP_S_UART6 0x7adf
/* Intel SPI device Ids */ /* Intel SPI device Ids */
#define PCI_DEVICE_ID_INTEL_SPT_SPI1 0x9d24 #define PCI_DEVICE_ID_INTEL_SPT_SPI1 0x9d24
#define PCI_DEVICE_ID_INTEL_SPT_SPI2 0x9d29 #define PCI_DEVICE_ID_INTEL_SPT_SPI2 0x9d29
@ -3355,6 +3493,24 @@
#define PCI_DEVICE_ID_INTEL_JSP_SPI2 0x4dfb #define PCI_DEVICE_ID_INTEL_JSP_SPI2 0x4dfb
#define PCI_DEVICE_ID_INTEL_JSP_HWSEQ_SPI 0x4da4 #define PCI_DEVICE_ID_INTEL_JSP_HWSEQ_SPI 0x4da4
#define PCI_DEVICE_ID_INTEL_ADP_P_HWSEQ_SPI 0x51a4
#define PCI_DEVICE_ID_INTEL_ADP_P_SPI0 0x51aa
#define PCI_DEVICE_ID_INTEL_ADP_P_SPI1 0x51ab
#define PCI_DEVICE_ID_INTEL_ADP_P_SPI2 0x51fb
#define PCI_DEVICE_ID_INTEL_ADP_P_SPI3 0x51fd
#define PCI_DEVICE_ID_INTEL_ADP_P_SPI4 0x51fe
#define PCI_DEVICE_ID_INTEL_ADP_P_SPI5 0x51de
#define PCI_DEVICE_ID_INTEL_ADP_P_SPI6 0x51df
#define PCI_DEVICE_ID_INTEL_ADP_S_HWSEQ_SPI 0x7aa4
#define PCI_DEVICE_ID_INTEL_ADP_S_SPI0 0x7aaa
#define PCI_DEVICE_ID_INTEL_ADP_S_SPI1 0x7aab
#define PCI_DEVICE_ID_INTEL_ADP_S_SPI2 0x7afb
#define PCI_DEVICE_ID_INTEL_ADP_S_SPI3 0x7af9
#define PCI_DEVICE_ID_INTEL_ADP_S_SPI4 0x7afa
#define PCI_DEVICE_ID_INTEL_ADP_S_SPI5 0x7aee
#define PCI_DEVICE_ID_INTEL_ADP_S_SPI6 0x7aef
/* Intel IGD device Ids */ /* Intel IGD device Ids */
#define PCI_DEVICE_ID_INTEL_SKL_GT1F_DT2 0x1902 #define PCI_DEVICE_ID_INTEL_SKL_GT1F_DT2 0x1902
#define PCI_DEVICE_ID_INTEL_SKL_GT1_SULTM 0x1906 #define PCI_DEVICE_ID_INTEL_SKL_GT1_SULTM 0x1906
@ -3468,6 +3624,20 @@
#define PCI_DEVICE_ID_INTEL_JSL_GT1 0x4E51 #define PCI_DEVICE_ID_INTEL_JSL_GT1 0x4E51
#define PCI_DEVICE_ID_INTEL_JSL_GT2 0x4E71 #define PCI_DEVICE_ID_INTEL_JSL_GT2 0x4E71
#define PCI_DEVICE_ID_INTEL_ADL_GT0 0x46ff
#define PCI_DEVICE_ID_INTEL_ADL_GT1 0x4600
#define PCI_DEVICE_ID_INTEL_ADL_GT1_1 0x4601
#define PCI_DEVICE_ID_INTEL_ADL_GT1_2 0x4602
#define PCI_DEVICE_ID_INTEL_ADL_GT1_3 0x4603
#define PCI_DEVICE_ID_INTEL_ADL_GT1_4 0x4610
#define PCI_DEVICE_ID_INTEL_ADL_GT1_5 0x4611
#define PCI_DEVICE_ID_INTEL_ADL_GT1_6 0x4612
#define PCI_DEVICE_ID_INTEL_ADL_GT1_7 0x4613
#define PCI_DEVICE_ID_INTEL_ADL_GT1_8 0x4618
#define PCI_DEVICE_ID_INTEL_ADL_GT1_9 0x4619
#define PCI_DEVICE_ID_INTEL_ADL_P_GT2 0x46a0
#define PCI_DEVICE_ID_INTEL_ADL_S_GT1 0x4680
/* Intel Northbridge Ids */ /* Intel Northbridge Ids */
#define PCI_DEVICE_ID_INTEL_APL_NB 0x5af0 #define PCI_DEVICE_ID_INTEL_APL_NB 0x5af0
#define PCI_DEVICE_ID_INTEL_GLK_NB 0x31f0 #define PCI_DEVICE_ID_INTEL_GLK_NB 0x31f0
@ -3533,6 +3703,30 @@
#define PCI_DEVICE_ID_INTEL_JSL_ID_3 0x4e12 #define PCI_DEVICE_ID_INTEL_JSL_ID_3 0x4e12
#define PCI_DEVICE_ID_INTEL_JSL_ID_4 0x4e14 #define PCI_DEVICE_ID_INTEL_JSL_ID_4 0x4e14
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_1 0x4660
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_2 0x4664
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_3 0x4668
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_4 0x466c
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_5 0x4670
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_6 0x4640
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_7 0x4644
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_8 0x4648
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_9 0x464c
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_10 0x4650
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_11 0x4630
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_12 0x4610
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_13 0x4673
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_14 0x4623
#define PCI_DEVICE_ID_INTEL_ADL_S_ID_15 0x0060
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_1 0x4602
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_2 0x460a
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_3 0x4641
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_4 0x4649
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_5 0x4621
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_6 0x4609
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_7 0x4601
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_8 0x4661
#define PCI_DEVICE_ID_INTEL_ADL_P_ID_9 0x467f
/* Intel SMBUS device Ids */ /* Intel SMBUS device Ids */
#define PCI_DEVICE_ID_INTEL_SPT_LP_SMBUS 0x9d23 #define PCI_DEVICE_ID_INTEL_SPT_LP_SMBUS 0x9d23
#define PCI_DEVICE_ID_INTEL_SPT_H_SMBUS 0xa123 #define PCI_DEVICE_ID_INTEL_SPT_H_SMBUS 0xa123
@ -3546,6 +3740,8 @@
#define PCI_DEVICE_ID_INTEL_TGP_LP_SMBUS 0xa0a3 #define PCI_DEVICE_ID_INTEL_TGP_LP_SMBUS 0xa0a3
#define PCI_DEVICE_ID_INTEL_MCC_SMBUS 0x4b23 #define PCI_DEVICE_ID_INTEL_MCC_SMBUS 0x4b23
#define PCI_DEVICE_ID_INTEL_JSP_SMBUS 0x4da3 #define PCI_DEVICE_ID_INTEL_JSP_SMBUS 0x4da3
#define PCI_DEVICE_ID_INTEL_ADP_P_SMBUS 0xa0a3
#define PCI_DEVICE_ID_INTEL_ADP_S_SMBUS 0x7aa3
/* Intel XHCI device Ids */ /* Intel XHCI device Ids */
#define PCI_DEVICE_ID_INTEL_APL_XHCI 0x5aa8 #define PCI_DEVICE_ID_INTEL_APL_XHCI 0x5aa8
@ -3564,6 +3760,8 @@
#define PCI_DEVICE_ID_INTEL_TGP_TCSS_XHCI 0x9a13 #define PCI_DEVICE_ID_INTEL_TGP_TCSS_XHCI 0x9a13
#define PCI_DEVICE_ID_INTEL_MCC_XHCI 0x4b7d #define PCI_DEVICE_ID_INTEL_MCC_XHCI 0x4b7d
#define PCI_DEVICE_ID_INTEL_JSP_XHCI 0x4ded #define PCI_DEVICE_ID_INTEL_JSP_XHCI 0x4ded
#define PCI_DEVICE_ID_INTEL_ADP_P_XHCI 0x51ed
#define PCI_DEVICE_ID_INTEL_ADP_S_XHCI 0x7ae0
/* Intel P2SB device Ids */ /* Intel P2SB device Ids */
#define PCI_DEVICE_ID_INTEL_APL_P2SB 0x5a92 #define PCI_DEVICE_ID_INTEL_APL_P2SB 0x5a92
@ -3581,6 +3779,8 @@
#define PCI_DEVICE_ID_INTEL_TGL_P2SB 0xa0a0 #define PCI_DEVICE_ID_INTEL_TGL_P2SB 0xa0a0
#define PCI_DEVICE_ID_INTEL_EHL_P2SB 0x4b20 #define PCI_DEVICE_ID_INTEL_EHL_P2SB 0x4b20
#define PCI_DEVICE_ID_INTEL_JSP_P2SB 0x4da0 #define PCI_DEVICE_ID_INTEL_JSP_P2SB 0x4da0
#define PCI_DEVICE_ID_INTEL_ADP_P_P2SB 0x7a20
#define PCI_DEVICE_ID_INTEL_ADP_S_P2SB 0x7aa0
/* Intel SRAM device Ids */ /* Intel SRAM device Ids */
#define PCI_DEVICE_ID_INTEL_APL_SRAM 0x5aec #define PCI_DEVICE_ID_INTEL_APL_SRAM 0x5aec
@ -3593,6 +3793,8 @@
#define PCI_DEVICE_ID_INTEL_TGL_SRAM 0xa0ef #define PCI_DEVICE_ID_INTEL_TGL_SRAM 0xa0ef
#define PCI_DEVICE_ID_INTEL_MCC_SRAM 0x4b7f #define PCI_DEVICE_ID_INTEL_MCC_SRAM 0x4b7f
#define PCI_DEVICE_ID_INTEL_JSP_SRAM 0x4def #define PCI_DEVICE_ID_INTEL_JSP_SRAM 0x4def
#define PCI_DEVICE_ID_INTEL_ADP_P_SRAM 0x7a6f
#define PCI_DEVICE_ID_INTEL_ADP_S_SRAM 0x7aa7
/* Intel AUDIO device Ids */ /* Intel AUDIO device Ids */
#define PCI_DEVICE_ID_INTEL_APL_AUDIO 0x5a98 #define PCI_DEVICE_ID_INTEL_APL_AUDIO 0x5a98
@ -3611,6 +3813,15 @@
#define PCI_DEVICE_ID_INTEL_TGL_AUDIO 0xa0c8 #define PCI_DEVICE_ID_INTEL_TGL_AUDIO 0xa0c8
#define PCI_DEVICE_ID_INTEL_MCC_AUDIO 0x4b55 #define PCI_DEVICE_ID_INTEL_MCC_AUDIO 0x4b55
#define PCI_DEVICE_ID_INTEL_JSP_AUDIO 0x4dc8 #define PCI_DEVICE_ID_INTEL_JSP_AUDIO 0x4dc8
#define PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_1 0x7ad0
#define PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_2 0x7ad1
#define PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_3 0x7ad2
#define PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_4 0x7ad3
#define PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_5 0x7ad4
#define PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_6 0x7ad5
#define PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_7 0x7ad6
#define PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_8 0x7ad7
#define PCI_DEVICE_ID_INTEL_ADP_P_AUDIO 0x51c8
/* Intel HECI/ME device Ids */ /* Intel HECI/ME device Ids */
#define PCI_DEVICE_ID_INTEL_APL_CSE0 0x5a9a #define PCI_DEVICE_ID_INTEL_APL_CSE0 0x5a9a
@ -3636,6 +3847,14 @@
#define PCI_DEVICE_ID_INTEL_JSP_CSE1 0x4de1 #define PCI_DEVICE_ID_INTEL_JSP_CSE1 0x4de1
#define PCI_DEVICE_ID_INTEL_JSP_CSE2 0x4de4 #define PCI_DEVICE_ID_INTEL_JSP_CSE2 0x4de4
#define PCI_DEVICE_ID_INTEL_JSP_CSE3 0x4de5 #define PCI_DEVICE_ID_INTEL_JSP_CSE3 0x4de5
#define PCI_DEVICE_ID_INTEL_ADP_P_CSE0 0x51e0
#define PCI_DEVICE_ID_INTEL_ADP_P_CSE1 0x51e1
#define PCI_DEVICE_ID_INTEL_ADP_P_CSE2 0x51e4
#define PCI_DEVICE_ID_INTEL_ADP_P_CSE3 0x51e5
#define PCI_DEVICE_ID_INTEL_ADP_S_CSE0 0x7ae8
#define PCI_DEVICE_ID_INTEL_ADP_S_CSE1 0x7ae9
#define PCI_DEVICE_ID_INTEL_ADP_S_CSE2 0x7aec
#define PCI_DEVICE_ID_INTEL_ADP_S_CSE3 0x7aed
/* Intel XDCI device Ids */ /* Intel XDCI device Ids */
#define PCI_DEVICE_ID_INTEL_APL_XDCI 0x5aaa #define PCI_DEVICE_ID_INTEL_APL_XDCI 0x5aaa
@ -3650,6 +3869,8 @@
#define PCI_DEVICE_ID_INTEL_TGP_TCSS_XDCI 0x9a15 #define PCI_DEVICE_ID_INTEL_TGP_TCSS_XDCI 0x9a15
#define PCI_DEVICE_ID_INTEL_MCC_XDCI 0x4b7e #define PCI_DEVICE_ID_INTEL_MCC_XDCI 0x4b7e
#define PCI_DEVICE_ID_INTEL_JSP_XDCI 0x4dee #define PCI_DEVICE_ID_INTEL_JSP_XDCI 0x4dee
#define PCI_DEVICE_ID_INTEL_ADP_P_XDCI 0x51ee
#define PCI_DEVICE_ID_INTEL_ADP_S_XDCI 0x7ae1
/* Intel SD device Ids */ /* Intel SD device Ids */
#define PCI_DEVICE_ID_INTEL_APL_SD 0x5aca #define PCI_DEVICE_ID_INTEL_APL_SD 0x5aca

View File

@ -76,6 +76,8 @@ static const struct cpu_device_id cpu_table[] = {
{ X86_VENDOR_INTEL, CPUID_TIGERLAKE_B0 }, { X86_VENDOR_INTEL, CPUID_TIGERLAKE_B0 },
{ X86_VENDOR_INTEL, CPUID_ELKHARTLAKE_A0 }, { X86_VENDOR_INTEL, CPUID_ELKHARTLAKE_A0 },
{ X86_VENDOR_INTEL, CPUID_JASPERLAKE_A0 }, { X86_VENDOR_INTEL, CPUID_JASPERLAKE_A0 },
{ X86_VENDOR_INTEL, CPUID_ALDERLAKE_S_A0 },
{ X86_VENDOR_INTEL, CPUID_ALDERLAKE_P_A0 },
{ 0, 0 }, { 0, 0 },
}; };

View File

@ -893,6 +893,14 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_JSP_CSE1, PCI_DEVICE_ID_INTEL_JSP_CSE1,
PCI_DEVICE_ID_INTEL_JSP_CSE2, PCI_DEVICE_ID_INTEL_JSP_CSE2,
PCI_DEVICE_ID_INTEL_JSP_CSE3, PCI_DEVICE_ID_INTEL_JSP_CSE3,
PCI_DEVICE_ID_INTEL_ADP_P_CSE0,
PCI_DEVICE_ID_INTEL_ADP_P_CSE1,
PCI_DEVICE_ID_INTEL_ADP_P_CSE2,
PCI_DEVICE_ID_INTEL_ADP_P_CSE3,
PCI_DEVICE_ID_INTEL_ADP_S_CSE0,
PCI_DEVICE_ID_INTEL_ADP_S_CSE1,
PCI_DEVICE_ID_INTEL_ADP_S_CSE2,
PCI_DEVICE_ID_INTEL_ADP_S_CSE3,
0, 0,
}; };

View File

@ -24,6 +24,15 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_TGL_AUDIO, PCI_DEVICE_ID_INTEL_TGL_AUDIO,
PCI_DEVICE_ID_INTEL_MCC_AUDIO, PCI_DEVICE_ID_INTEL_MCC_AUDIO,
PCI_DEVICE_ID_INTEL_JSP_AUDIO, PCI_DEVICE_ID_INTEL_JSP_AUDIO,
PCI_DEVICE_ID_INTEL_ADP_P_AUDIO,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_1,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_2,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_3,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_4,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_5,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_6,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_7,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_8,
0, 0,
}; };

View File

@ -282,6 +282,19 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_EHL_GT2_3, PCI_DEVICE_ID_INTEL_EHL_GT2_3,
PCI_DEVICE_ID_INTEL_JSL_GT1, PCI_DEVICE_ID_INTEL_JSL_GT1,
PCI_DEVICE_ID_INTEL_JSL_GT2, PCI_DEVICE_ID_INTEL_JSL_GT2,
PCI_DEVICE_ID_INTEL_ADL_GT0,
PCI_DEVICE_ID_INTEL_ADL_GT1,
PCI_DEVICE_ID_INTEL_ADL_GT1_1,
PCI_DEVICE_ID_INTEL_ADL_GT1_2,
PCI_DEVICE_ID_INTEL_ADL_GT1_3,
PCI_DEVICE_ID_INTEL_ADL_GT1_4,
PCI_DEVICE_ID_INTEL_ADL_GT1_5,
PCI_DEVICE_ID_INTEL_ADL_GT1_6,
PCI_DEVICE_ID_INTEL_ADL_GT1_7,
PCI_DEVICE_ID_INTEL_ADL_GT1_8,
PCI_DEVICE_ID_INTEL_ADL_GT1_9,
PCI_DEVICE_ID_INTEL_ADL_P_GT2,
PCI_DEVICE_ID_INTEL_ADL_S_GT1,
0, 0,
}; };

View File

@ -72,6 +72,15 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_TGL_AUDIO, PCI_DEVICE_ID_INTEL_TGL_AUDIO,
PCI_DEVICE_ID_INTEL_MCC_AUDIO, PCI_DEVICE_ID_INTEL_MCC_AUDIO,
PCI_DEVICE_ID_INTEL_JSP_AUDIO, PCI_DEVICE_ID_INTEL_JSP_AUDIO,
PCI_DEVICE_ID_INTEL_ADP_P_AUDIO,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_1,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_2,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_3,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_4,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_5,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_6,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_7,
PCI_DEVICE_ID_INTEL_ADP_S_AUDIO_8,
0 0
}; };

View File

@ -250,6 +250,18 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_JSP_I2C3, PCI_DEVICE_ID_INTEL_JSP_I2C3,
PCI_DEVICE_ID_INTEL_JSP_I2C4, PCI_DEVICE_ID_INTEL_JSP_I2C4,
PCI_DEVICE_ID_INTEL_JSP_I2C5, PCI_DEVICE_ID_INTEL_JSP_I2C5,
PCI_DEVICE_ID_INTEL_ADP_P_I2C0,
PCI_DEVICE_ID_INTEL_ADP_P_I2C1,
PCI_DEVICE_ID_INTEL_ADP_P_I2C2,
PCI_DEVICE_ID_INTEL_ADP_P_I2C3,
PCI_DEVICE_ID_INTEL_ADP_P_I2C4,
PCI_DEVICE_ID_INTEL_ADP_P_I2C5,
PCI_DEVICE_ID_INTEL_ADP_S_I2C0,
PCI_DEVICE_ID_INTEL_ADP_S_I2C1,
PCI_DEVICE_ID_INTEL_ADP_S_I2C2,
PCI_DEVICE_ID_INTEL_ADP_S_I2C3,
PCI_DEVICE_ID_INTEL_ADP_S_I2C4,
PCI_DEVICE_ID_INTEL_ADP_S_I2C5,
0, 0,
}; };

View File

@ -43,7 +43,8 @@
#define CPUID_TIGERLAKE_A0 0x806c0 #define CPUID_TIGERLAKE_A0 0x806c0
#define CPUID_TIGERLAKE_B0 0x806c1 #define CPUID_TIGERLAKE_B0 0x806c1
#define CPUID_ELKHARTLAKE_A0 0x90660 #define CPUID_ELKHARTLAKE_A0 0x90660
#define CPUID_ALDERLAKE_S_A0 0x90670
#define CPUID_ALDERLAKE_P_A0 0x906a0
/* /*
* MP Init callback function to Find CPU Topology. This function is common * MP Init callback function to Find CPU Topology. This function is common
* among all SOCs and thus its in Common CPU block. * among all SOCs and thus its in Common CPU block.

View File

@ -233,6 +233,70 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_MCC_ESPI_3, PCI_DEVICE_ID_INTEL_MCC_ESPI_3,
PCI_DEVICE_ID_INTEL_MCC_ESPI_4, PCI_DEVICE_ID_INTEL_MCC_ESPI_4,
PCI_DEVICE_ID_INTEL_JSP_SUPER_ESPI, PCI_DEVICE_ID_INTEL_JSP_SUPER_ESPI,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_0,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_1,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_2,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_3,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_4,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_5,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_6,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_7,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_8,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_9,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_10,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_11,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_12,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_13,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_14,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_15,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_16,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_17,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_18,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_19,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_20,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_21,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_22,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_23,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_24,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_25,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_26,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_27,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_28,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_29,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_30,
PCI_DEVICE_ID_INTEL_ADP_P_ESPI_31,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_0,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_1,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_2,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_3,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_4,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_5,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_6,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_7,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_8,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_9,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_10,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_11,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_12,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_13,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_14,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_15,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_16,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_17,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_18,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_19,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_20,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_21,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_22,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_23,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_24,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_25,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_26,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_27,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_28,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_29,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_30,
PCI_DEVICE_ID_INTEL_ADP_S_ESPI_31,
0 0
}; };

View File

@ -143,6 +143,8 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_TGL_P2SB, PCI_DEVICE_ID_INTEL_TGL_P2SB,
PCI_DEVICE_ID_INTEL_EHL_P2SB, PCI_DEVICE_ID_INTEL_EHL_P2SB,
PCI_DEVICE_ID_INTEL_JSP_P2SB, PCI_DEVICE_ID_INTEL_JSP_P2SB,
PCI_DEVICE_ID_INTEL_ADP_P_P2SB,
PCI_DEVICE_ID_INTEL_ADP_S_P2SB,
0, 0,
}; };

View File

@ -291,6 +291,46 @@ static const unsigned short pcie_device_ids[] = {
PCI_DEVICE_ID_INTEL_JSP_PCIE_RP6, PCI_DEVICE_ID_INTEL_JSP_PCIE_RP6,
PCI_DEVICE_ID_INTEL_JSP_PCIE_RP7, PCI_DEVICE_ID_INTEL_JSP_PCIE_RP7,
PCI_DEVICE_ID_INTEL_JSP_PCIE_RP8, PCI_DEVICE_ID_INTEL_JSP_PCIE_RP8,
PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP1,
PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP2,
PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP3,
PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP4,
PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP5,
PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP6,
PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP7,
PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP8,
PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP9,
PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP10,
PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP11,
PCI_DEVICE_ID_INTEL_ADP_P_PCIE_RP12,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP1,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP2,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP3,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP4,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP5,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP6,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP7,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP8,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP9,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP10,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP11,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP12,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP13,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP14,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP15,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP16,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP17,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP18,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP19,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP20,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP21,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP22,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP23,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP24,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP25,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP26,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP27,
PCI_DEVICE_ID_INTEL_ADP_S_PCIE_RP28,
0 0
}; };

View File

@ -122,6 +122,8 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_TGP_PMC, PCI_DEVICE_ID_INTEL_TGP_PMC,
PCI_DEVICE_ID_INTEL_MCC_PMC, PCI_DEVICE_ID_INTEL_MCC_PMC,
PCI_DEVICE_ID_INTEL_JSP_PMC, PCI_DEVICE_ID_INTEL_JSP_PMC,
PCI_DEVICE_ID_INTEL_ADP_P_PMC,
PCI_DEVICE_ID_INTEL_ADP_S_PMC,
0 0
}; };

View File

@ -86,6 +86,8 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_TGP_LP_SMBUS, PCI_DEVICE_ID_INTEL_TGP_LP_SMBUS,
PCI_DEVICE_ID_INTEL_MCC_SMBUS, PCI_DEVICE_ID_INTEL_MCC_SMBUS,
PCI_DEVICE_ID_INTEL_JSP_SMBUS, PCI_DEVICE_ID_INTEL_JSP_SMBUS,
PCI_DEVICE_ID_INTEL_ADP_P_SMBUS,
PCI_DEVICE_ID_INTEL_ADP_S_SMBUS,
0 0
}; };

View File

@ -87,6 +87,22 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_JSP_SPI1, PCI_DEVICE_ID_INTEL_JSP_SPI1,
PCI_DEVICE_ID_INTEL_JSP_SPI2, PCI_DEVICE_ID_INTEL_JSP_SPI2,
PCI_DEVICE_ID_INTEL_JSP_HWSEQ_SPI, PCI_DEVICE_ID_INTEL_JSP_HWSEQ_SPI,
PCI_DEVICE_ID_INTEL_ADP_P_HWSEQ_SPI,
PCI_DEVICE_ID_INTEL_ADP_S_HWSEQ_SPI,
PCI_DEVICE_ID_INTEL_ADP_P_SPI0,
PCI_DEVICE_ID_INTEL_ADP_P_SPI1,
PCI_DEVICE_ID_INTEL_ADP_P_SPI2,
PCI_DEVICE_ID_INTEL_ADP_P_SPI3,
PCI_DEVICE_ID_INTEL_ADP_P_SPI4,
PCI_DEVICE_ID_INTEL_ADP_P_SPI5,
PCI_DEVICE_ID_INTEL_ADP_P_SPI6,
PCI_DEVICE_ID_INTEL_ADP_S_SPI0,
PCI_DEVICE_ID_INTEL_ADP_S_SPI1,
PCI_DEVICE_ID_INTEL_ADP_S_SPI2,
PCI_DEVICE_ID_INTEL_ADP_S_SPI3,
PCI_DEVICE_ID_INTEL_ADP_S_SPI4,
PCI_DEVICE_ID_INTEL_ADP_S_SPI5,
PCI_DEVICE_ID_INTEL_ADP_S_SPI6,
0 0
}; };

View File

@ -41,6 +41,8 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_TGL_SRAM, PCI_DEVICE_ID_INTEL_TGL_SRAM,
PCI_DEVICE_ID_INTEL_MCC_SRAM, PCI_DEVICE_ID_INTEL_MCC_SRAM,
PCI_DEVICE_ID_INTEL_JSP_SRAM, PCI_DEVICE_ID_INTEL_JSP_SRAM,
PCI_DEVICE_ID_INTEL_ADP_P_SRAM,
PCI_DEVICE_ID_INTEL_ADP_S_SRAM,
0, 0,
}; };

View File

@ -381,6 +381,30 @@ static const unsigned short systemagent_ids[] = {
PCI_DEVICE_ID_INTEL_JSL_ID_2, PCI_DEVICE_ID_INTEL_JSL_ID_2,
PCI_DEVICE_ID_INTEL_JSL_ID_3, PCI_DEVICE_ID_INTEL_JSL_ID_3,
PCI_DEVICE_ID_INTEL_JSL_ID_4, PCI_DEVICE_ID_INTEL_JSL_ID_4,
PCI_DEVICE_ID_INTEL_ADL_S_ID_1,
PCI_DEVICE_ID_INTEL_ADL_S_ID_2,
PCI_DEVICE_ID_INTEL_ADL_S_ID_3,
PCI_DEVICE_ID_INTEL_ADL_S_ID_4,
PCI_DEVICE_ID_INTEL_ADL_S_ID_5,
PCI_DEVICE_ID_INTEL_ADL_S_ID_6,
PCI_DEVICE_ID_INTEL_ADL_S_ID_7,
PCI_DEVICE_ID_INTEL_ADL_S_ID_8,
PCI_DEVICE_ID_INTEL_ADL_S_ID_9,
PCI_DEVICE_ID_INTEL_ADL_S_ID_10,
PCI_DEVICE_ID_INTEL_ADL_S_ID_11,
PCI_DEVICE_ID_INTEL_ADL_S_ID_12,
PCI_DEVICE_ID_INTEL_ADL_S_ID_13,
PCI_DEVICE_ID_INTEL_ADL_S_ID_14,
PCI_DEVICE_ID_INTEL_ADL_S_ID_15,
PCI_DEVICE_ID_INTEL_ADL_P_ID_1,
PCI_DEVICE_ID_INTEL_ADL_P_ID_2,
PCI_DEVICE_ID_INTEL_ADL_P_ID_3,
PCI_DEVICE_ID_INTEL_ADL_P_ID_4,
PCI_DEVICE_ID_INTEL_ADL_P_ID_5,
PCI_DEVICE_ID_INTEL_ADL_P_ID_6,
PCI_DEVICE_ID_INTEL_ADL_P_ID_7,
PCI_DEVICE_ID_INTEL_ADL_P_ID_8,
PCI_DEVICE_ID_INTEL_ADL_P_ID_9,
0 0
}; };

View File

@ -274,6 +274,20 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_JSP_UART0, PCI_DEVICE_ID_INTEL_JSP_UART0,
PCI_DEVICE_ID_INTEL_JSP_UART1, PCI_DEVICE_ID_INTEL_JSP_UART1,
PCI_DEVICE_ID_INTEL_JSP_UART2, PCI_DEVICE_ID_INTEL_JSP_UART2,
PCI_DEVICE_ID_INTEL_ADP_S_UART0,
PCI_DEVICE_ID_INTEL_ADP_S_UART1,
PCI_DEVICE_ID_INTEL_ADP_S_UART2,
PCI_DEVICE_ID_INTEL_ADP_S_UART3,
PCI_DEVICE_ID_INTEL_ADP_S_UART4,
PCI_DEVICE_ID_INTEL_ADP_S_UART5,
PCI_DEVICE_ID_INTEL_ADP_S_UART6,
PCI_DEVICE_ID_INTEL_ADP_P_UART0,
PCI_DEVICE_ID_INTEL_ADP_P_UART1,
PCI_DEVICE_ID_INTEL_ADP_P_UART2,
PCI_DEVICE_ID_INTEL_ADP_P_UART3,
PCI_DEVICE_ID_INTEL_ADP_P_UART4,
PCI_DEVICE_ID_INTEL_ADP_P_UART5,
PCI_DEVICE_ID_INTEL_ADP_P_UART6,
0, 0,
}; };

View File

@ -33,6 +33,8 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_TGP_LP_XDCI, PCI_DEVICE_ID_INTEL_TGP_LP_XDCI,
PCI_DEVICE_ID_INTEL_MCC_XDCI, PCI_DEVICE_ID_INTEL_MCC_XDCI,
PCI_DEVICE_ID_INTEL_JSP_XDCI, PCI_DEVICE_ID_INTEL_JSP_XDCI,
PCI_DEVICE_ID_INTEL_ADP_P_XDCI,
PCI_DEVICE_ID_INTEL_ADP_S_XDCI,
0 0
}; };

View File

@ -121,6 +121,8 @@ static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_TGP_LP_XHCI, PCI_DEVICE_ID_INTEL_TGP_LP_XHCI,
PCI_DEVICE_ID_INTEL_MCC_XHCI, PCI_DEVICE_ID_INTEL_MCC_XHCI,
PCI_DEVICE_ID_INTEL_JSP_XHCI, PCI_DEVICE_ID_INTEL_JSP_XHCI,
PCI_DEVICE_ID_INTEL_ADP_P_XHCI,
PCI_DEVICE_ID_INTEL_ADP_S_XHCI,
0 0
}; };