mb/*/devicetree.cb: Remove unavailable PCIe ports
Some variants only support 4 PCIe ports so there is no need to have those unavailable ports in the devicetree. Change-Id: I154cae358fb7f862fc0c8eaa620474b37b5e6484 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/30821 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
06cfb21e24
commit
fbf380abac
|
@ -62,8 +62,6 @@ chip northbridge/intel/x4x # Northbridge
|
|||
device pci 1c.1 on end # PCIe 2
|
||||
device pci 1c.2 off end # PCIe 3
|
||||
device pci 1c.3 off end # PCIe 4
|
||||
device pci 1c.4 off end # PCIe 5
|
||||
device pci 1c.5 off end # PCIe 6
|
||||
device pci 1d.0 on # USB
|
||||
subsystemid 0x1849 0x27c8
|
||||
end
|
||||
|
|
|
@ -57,8 +57,6 @@ chip northbridge/intel/x4x # Northbridge
|
|||
device pci 1c.1 on end # PCIe 2
|
||||
device pci 1c.2 off end # PCIe 3
|
||||
device pci 1c.3 off end # PCIe 4
|
||||
device pci 1c.4 off end # PCIe 5
|
||||
device pci 1c.5 off end # PCIe 6
|
||||
device pci 1d.0 on # USB
|
||||
subsystemid 0x1849 0x27c8
|
||||
end
|
||||
|
|
|
@ -59,8 +59,6 @@ chip northbridge/intel/x4x # Northbridge
|
|||
end
|
||||
device pci 1c.2 off end # PCIe 3
|
||||
device pci 1c.3 off end # PCIe 4
|
||||
device pci 1c.4 off end # PCIe 5
|
||||
device pci 1c.5 off end # PCIe 6
|
||||
device pci 1d.0 on # USB
|
||||
subsystemid 0x1849 0x27c8
|
||||
end
|
||||
|
|
|
@ -56,8 +56,6 @@ chip northbridge/intel/x4x # Northbridge
|
|||
device pci 1c.1 on end # PCIe 2 (ethernet)
|
||||
device pci 1c.2 off end # PCIe 3
|
||||
device pci 1c.3 off end # PCIe 4
|
||||
device pci 1c.4 off end # PCIe 5
|
||||
device pci 1c.5 off end # PCIe 6
|
||||
device pci 1d.0 on # USB
|
||||
subsystemid 0x1849 0x27c8
|
||||
end
|
||||
|
|
|
@ -64,8 +64,6 @@ chip northbridge/intel/i945
|
|||
device pci 1c.1 on end # PCIe
|
||||
device pci 1c.2 off end # PCIe port 3
|
||||
device pci 1c.3 off end # PCIe port 4
|
||||
device pci 1c.4 off end # PCIe port 5
|
||||
device pci 1c.5 off end # PCIe port 6
|
||||
device pci 1d.0 on # USB UHCI
|
||||
ioapic_irq 2 INTA 0x10
|
||||
end
|
||||
|
|
|
@ -57,8 +57,6 @@ chip northbridge/intel/x4x # Northbridge
|
|||
end
|
||||
device pci 1c.2 off end # PCIe 3
|
||||
device pci 1c.3 off end # PCIe 4
|
||||
device pci 1c.4 off end # PCIe 5
|
||||
device pci 1c.5 off end # PCIe 6
|
||||
device pci 1d.0 on end # USB
|
||||
device pci 1d.1 on end # USB
|
||||
device pci 1d.2 on end # USB
|
||||
|
|
|
@ -63,8 +63,6 @@ chip northbridge/intel/x4x # Northbridge
|
|||
end
|
||||
device pci 1c.2 off end # PCIe 3
|
||||
device pci 1c.3 off end # PCIe 4
|
||||
device pci 1c.4 off end # PCIe 5
|
||||
device pci 1c.5 off end # PCIe 6
|
||||
device pci 1d.0 on # USB
|
||||
subsystemid 0x1458 0x5004
|
||||
end
|
||||
|
|
|
@ -59,8 +59,6 @@ chip northbridge/intel/i945
|
|||
device pci 1c.1 off end # PCIe port 2
|
||||
device pci 1c.2 on end # PCIe port 3
|
||||
device pci 1c.3 on end # PCIe port 4
|
||||
device pci 1c.4 off end # PCIe port 5
|
||||
device pci 1c.5 off end # PCIe port 6
|
||||
device pci 1d.0 on end # USB UHCI
|
||||
device pci 1d.1 on end # USB UHCI
|
||||
device pci 1d.2 on end # USB UHCI
|
||||
|
|
|
@ -77,8 +77,6 @@ chip northbridge/intel/x4x # Northbridge
|
|||
end
|
||||
device pci 1c.2 off end # PCIe 3
|
||||
device pci 1c.3 off end # PCIe 4
|
||||
device pci 1c.4 off end # PCIe 5
|
||||
device pci 1c.5 off end # PCIe 6
|
||||
device pci 1d.0 on # USB
|
||||
subsystemid 0x8086 0x5756
|
||||
end
|
||||
|
|
|
@ -55,8 +55,6 @@ chip northbridge/intel/x4x # Northbridge
|
|||
end
|
||||
device pci 1c.2 off end # PCIe 3
|
||||
device pci 1c.3 off end # PCIe 4
|
||||
device pci 1c.4 off end # PCIe 5
|
||||
device pci 1c.5 off end # PCIe 6
|
||||
device pci 1d.0 on end # USB
|
||||
device pci 1d.1 on end # USB
|
||||
device pci 1d.2 on end # USB
|
||||
|
|
Loading…
Reference in New Issue