mb/asrock/g41c-gs: Fix the SATA clock output on ck505
With reset default of the clockgen on this board the SATA clock which needs to be 100MHz depends on FSB BSEL straps. This explains why SATA was originally tested to be working but fails with CPUs operating at different FSB. This change sets a bit in the clockgen configuration which fixes the SATA clock. TESTED on with a 1333MHz FSB CPU. Change-Id: Ic2b8ca91920f015ae3265871bc092023302fefdc Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/21257 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
This commit is contained in:
parent
1dce590447
commit
fd440bb79e
|
@ -33,6 +33,7 @@ config BOARD_SPECIFIC_OPTIONS
|
|||
select HAVE_OPTION_TABLE
|
||||
select HAVE_CMOS_DEFAULT
|
||||
select HAVE_ACPI_RESUME
|
||||
select DRIVERS_I2C_CK505
|
||||
|
||||
config MAINBOARD_DIR
|
||||
string
|
||||
|
|
|
@ -140,6 +140,12 @@ chip northbridge/intel/x4x # Northbridge
|
|||
end
|
||||
device pci 1f.3 on # SMbus
|
||||
subsystemid 0x1849 0x27da
|
||||
chip drivers/i2c/ck505 # W83115RG-965
|
||||
# set SATA to fixed 100Mhz refclk
|
||||
register "mask" = "{ 0x02 }"
|
||||
register "regs" = "{ 0x02 }"
|
||||
device i2c 69 on end
|
||||
end
|
||||
end
|
||||
device pci 1f.4 off end
|
||||
device pci 1f.5 off end
|
||||
|
|
Loading…
Reference in New Issue