adc571a54c
Stores information obtained from decoding dimms and receive enable results for future use. Depreciates using rtc nvram to store receive enable settings. A notable change is that receive enable results are always reused, not just on a resume from S3. This requires cbmem to be initialized a bit earlier, right after the raminit finished to be able to add the sysinfo struct to cbmem which gets cached to the SPI flash in ramstage. TESTED on Intel DG43GT with W25Q128.V. With 4 ddr2 dimms time in raminit goes from 133,857ms (using i2c block read to fetch SPD) to 21,071ms for cached results. Change-Id: I042dc5c52615d40781d9ef7ecd657ad0bf3ed08f Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/21677 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
49 lines
1.3 KiB
Text
49 lines
1.3 KiB
Text
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2007-2009 coresystems GmbH
|
|
## Copyright (C) 2015 Damien Zammit <damien@zamaudio.com>
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
|
|
config NORTHBRIDGE_INTEL_X4X
|
|
bool
|
|
|
|
if NORTHBRIDGE_INTEL_X4X
|
|
|
|
config NORTHBRIDGE_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select HAVE_DEBUG_RAM_SETUP
|
|
select LAPIC_MONOTONIC_TIMER
|
|
select VGA
|
|
select INTEL_GMA_ACPI
|
|
select RELOCATABLE_RAMSTAGE
|
|
select HAVE_LINEAR_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT
|
|
select HAVE_VGA_TEXT_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT
|
|
select CACHE_MRC_SETTINGS
|
|
|
|
config CBFS_SIZE
|
|
hex
|
|
default 0x100000 if !SOUTHBRIDGE_INTEL_I82801GX
|
|
|
|
config BOOTBLOCK_NORTHBRIDGE_INIT
|
|
string
|
|
default "northbridge/intel/x4x/bootblock.c"
|
|
|
|
config VGA_BIOS_ID
|
|
string
|
|
default "8086,2e32"
|
|
|
|
config MMCONF_BASE_ADDRESS
|
|
hex
|
|
default 0xe0000000
|
|
|
|
endif
|