718c6faff4
Move soft_reset() to `southbridge/amd/common/` it's only used for amdfam10 now. Drop hard_reset() for good. Change-Id: Ifdc5791160653c5578007f6c1b96015efe2b3e1e Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/29059 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
42 lines
1.1 KiB
C
42 lines
1.1 KiB
C
#ifndef RESET_H
|
|
#define RESET_H
|
|
|
|
/*
|
|
* Generic board reset function. Call from common code that
|
|
* wants to trigger a reset.
|
|
*/
|
|
__noreturn void board_reset(void);
|
|
/*
|
|
* SoC or board specific implementation of the board reset.
|
|
*
|
|
* Implementations shall meet the following criteria:
|
|
*
|
|
* o For vboot support, the TPM MUST be reset.
|
|
*
|
|
* o All SoC/chipset blocks SHOULD be reset except for those
|
|
* that are intentionally meant to survive reset (e.g. tomb-
|
|
* stone registers and that sort of stuff).
|
|
*
|
|
* o All external SoC pins SHOULD return to power-on reset values.
|
|
*
|
|
* o The CPU MUST resume execution from power-on reset vector
|
|
* (same as cold boot).
|
|
*
|
|
* o Other board components (e.g. PCI, SDIO and stuff) SHOULD
|
|
* be reset.
|
|
*
|
|
* o USB SHOULD be power-cycled.
|
|
*
|
|
* o Board components that are intended to be fully independent
|
|
* from SoC (e.g. EC and EC-attached devices, the Cr50 on
|
|
* Chromebooks) SHOULD NOT be reset.
|
|
*
|
|
* General recommendations:
|
|
*
|
|
* o DRAM SHOULD NOT lose power if possible.
|
|
*
|
|
* o Reset time SHOULD be minimized
|
|
*/
|
|
void do_board_reset(void);
|
|
|
|
#endif
|