d59f62bbda
GLKRVP is a reference board for GLK SOC RVP1 has DDR4 and RVP2 has LPDDR4 RVP2 is enabled by default and CONFIG_IS_GLK_RVP_1 should be selected if building for RVP1 GLKRVP can work with internal Intel EC or external Chrome EC AIC. For internal EC, CONFIG_EC_GOOGLE_CHROMEEC will not be selected ( CONFIG_GLK_INTEL_EC should be selected for internal EC config) By default, CONFIG_GLK_CHROME_EC is selected for external ChromeEC AIC config. Signed-off-by: Hannah Williams <hannah.williams@intel.com> Change-Id: Iab688aca6a4f5c5e32801215ba3a1a440e50fbef Reviewed-on: https://review.coreboot.org/19604 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
85 lines
2.3 KiB
C
85 lines
2.3 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright 2017 Intel Corp.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <baseboard/variants.h>
|
|
#include <boot/coreboot_tables.h>
|
|
#include <ec/google/chromeec/ec.h>
|
|
#include <gpio.h>
|
|
#include <vendorcode/google/chromeos/chromeos.h>
|
|
#include <soc/gpio.h>
|
|
#include <variant/gpio.h>
|
|
|
|
void fill_lb_gpios(struct lb_gpios *gpios)
|
|
{
|
|
struct lb_gpio chromeos_gpios[] = {
|
|
{-1, ACTIVE_HIGH, get_write_protect_state(), "write protect"},
|
|
{-1, ACTIVE_HIGH, get_recovery_mode_switch(), "recovery"},
|
|
{-1, ACTIVE_HIGH, get_developer_mode_switch(), "developer"},
|
|
{-1, ACTIVE_HIGH, get_lid_switch(), "lid"},
|
|
{-1, ACTIVE_HIGH, 0, "power"},
|
|
{-1, ACTIVE_HIGH, gfx_get_init_done(), "oprom"},
|
|
{GPIO_EC_IN_RW, ACTIVE_HIGH,
|
|
gpio_get(GPIO_EC_IN_RW), "EC in RW"},
|
|
};
|
|
lb_add_gpios(gpios, chromeos_gpios, ARRAY_SIZE(chromeos_gpios));
|
|
}
|
|
|
|
int get_lid_switch(void)
|
|
{
|
|
if (IS_ENABLED(CONFIG_EC_GOOGLE_CHROMEEC))
|
|
/* Read lid switch state from the EC. */
|
|
return !!(google_chromeec_get_switches() & EC_SWITCH_LID_OPEN);
|
|
else
|
|
return 1;
|
|
}
|
|
|
|
int get_developer_mode_switch(void)
|
|
{
|
|
/* No physical developer mode switch. It's virtual. */
|
|
return 0;
|
|
}
|
|
|
|
int get_recovery_mode_switch(void)
|
|
{
|
|
if (!IS_ENABLED(CONFIG_EC_GOOGLE_CHROMEEC))
|
|
return 0;
|
|
/* Check if the EC has posted the keyboard recovery event. */
|
|
return !!(google_chromeec_get_events_b() &
|
|
EC_HOST_EVENT_MASK(EC_HOST_EVENT_KEYBOARD_RECOVERY));
|
|
}
|
|
|
|
int clear_recovery_mode_switch(void)
|
|
{
|
|
if (!IS_ENABLED(CONFIG_EC_GOOGLE_CHROMEEC))
|
|
return 0;
|
|
/* Clear keyboard recovery event. */
|
|
return google_chromeec_clear_events_b(
|
|
EC_HOST_EVENT_MASK(EC_HOST_EVENT_KEYBOARD_RECOVERY));
|
|
}
|
|
|
|
int get_write_protect_state(void)
|
|
{
|
|
/* Read PCH_WP GPIO. */
|
|
return gpio_get(GPIO_PCH_WP);
|
|
}
|
|
|
|
void mainboard_chromeos_acpi_generate(void)
|
|
{
|
|
const struct cros_gpio *gpios;
|
|
size_t num;
|
|
|
|
gpios = variant_cros_gpios(&num);
|
|
chromeos_acpi_gpio_generate(gpios, num);
|
|
}
|