62c0276f94
According to the PNP ISA v1.0a spec, config registers in the range of 0xf0 up to 0xfe are vendor defined and may be used for any purpose. Config register 0xff is reserved and is defined as such. Currently, only vendor specific registers 0xf0, 0xf1, 0xf4, and 0xfa are able to be set using the PNP_MSCx bit flag masks. This patch adds support for all 15 vendor specific config registers, and updates the existing superio pnp_info to use them where appropriate. Change-Id: Id43b85f74e3192b17dbd7e54c4c6136a2e59ad55 Signed-off-by: Damien Zammit <damien@zamaudio.com> Reviewed-on: https://review.coreboot.org/12808 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
30 lines
732 B
C
30 lines
732 B
C
#ifndef DEVICE_PNP_DEF_H
|
|
#define DEVICE_PNP_DEF_H
|
|
|
|
#define PNP_IDX_EN 0x30
|
|
#define PNP_IDX_IO0 0x60
|
|
#define PNP_IDX_IO1 0x62
|
|
#define PNP_IDX_IO2 0x64
|
|
#define PNP_IDX_IO3 0x66
|
|
#define PNP_IDX_IRQ0 0x70
|
|
#define PNP_IDX_IRQ1 0x72
|
|
#define PNP_IDX_DRQ0 0x74
|
|
#define PNP_IDX_DRQ1 0x75
|
|
#define PNP_IDX_MSC0 0xf0
|
|
#define PNP_IDX_MSC1 0xf1
|
|
#define PNP_IDX_MSC2 0xf2
|
|
#define PNP_IDX_MSC3 0xf3
|
|
#define PNP_IDX_MSC4 0xf4
|
|
#define PNP_IDX_MSC5 0xf5
|
|
#define PNP_IDX_MSC6 0xf6
|
|
#define PNP_IDX_MSC7 0xf7
|
|
#define PNP_IDX_MSC8 0xf8
|
|
#define PNP_IDX_MSC9 0xf9
|
|
#define PNP_IDX_MSCA 0xfa
|
|
#define PNP_IDX_MSCB 0xfb
|
|
#define PNP_IDX_MSCC 0xfc
|
|
#define PNP_IDX_MSCD 0xfd
|
|
#define PNP_IDX_MSCE 0xfe
|
|
#define PNP_IDX_RSVD 0xff
|
|
|
|
#endif /* DEVICE_PNP_DEF_H */
|