GNUBoot/coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
coreboot-kgpe-d16/Documentation/mainboard/hp/8760w.md
Evgeny Zinoviev d2b3961fdc Documentation: Use correct KiB/MiB units instead of KB/MB 
Fix a common mistake of using KB/MB where KiB/MiB is what actually is meant.

1 MB = (10^3)^2 = 1000000
1 MiB = (2^10)^2 = 1048576

Change-Id: I78327652b6c6526318071a9d4bafd7ec279ea614
Signed-off-by: Evgeny Zinoviev <me@ch1p.io>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/39685
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
2021-02-09 07:47:41 +00:00

2.8 KiB
Raw Blame History

HP EliteBook 8760w

This page describes how to run coreboot on the HP EliteBook 8760w.

The coreboot code for this laptop is still not merged, you need to checkout the code on gerrit to build coreboot for the laptop.

Flashing coreboot

+---------------------+------------+
| Type                | Value      |
+=====================+============+
| Socketed flash      | no         |
+---------------------+------------+
| Model               | W25Q64.V   |
+---------------------+------------+
| Size                | 8 MiB      |
+---------------------+------------+
| Package             | SOIC-8     |
+---------------------+------------+
| Write protection    | no         |
+---------------------+------------+
| Dual BIOS feature   | no         |
+---------------------+------------+
| In circuit flashing | yes        |
+---------------------+------------+
| Internal flashing   | yes        |
+---------------------+------------+

Required proprietary blobs

Flashing instructions

HP EliteBook 8760w has an 8 MiB SOIC-8 flash chip on the bottom of the mainboard. You just need to remove the service cover, and use an SOIC-8 clip to read and flash the chip.

8760w_chip_location

Untested

  • dock: serial port, parallel port, ...
  • TPM
  • S3 suspend/resume
  • Gigabit Ethernet

Working

  • i7-2630QM, 0+4G+8G+0
  • i7-3720QM, 8G+8G+8G+8G
  • Arch Linux boot from SeaBIOS payload
  • EHCI debug: the port is at the right side, next to the charging port
  • SATA
  • eSATA
  • USB2 and USB3
  • keyboard, touchpad, trackpad
  • WLAN
  • WWAN
  • EC ACPI
  • Using me_cleaner

Technology

+------------------+--------------------------------------------------+
| Northbridge      | :doc:`../../northbridge/intel/sandybridge/index` |
+------------------+--------------------------------------------------+
| Southbridge      | bd82x6x                                          |
+------------------+--------------------------------------------------+
| CPU              | model_206ax                                      |
+------------------+--------------------------------------------------+
| Super I/O        | SMSC LPC47n217                                   |
+------------------+--------------------------------------------------+
| EC               | SMSC KBC1126                                     |
+------------------+--------------------------------------------------+
| Coprocessor      | Intel Management Engine                          |
+------------------+--------------------------------------------------+