f6cf3a8f0d
Change-Id: Id1b7b98b4fba745ac0d55638b6a5cceba3c329ef Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/19415 Tested-by: build bot (Jenkins) Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
42 lines
1.1 KiB
Text
42 lines
1.1 KiB
Text
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2007-2009 coresystems GmbH
|
|
## Copyright (C) 2015 Damien Zammit <damien@zamaudio.com>
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
|
|
config NORTHBRIDGE_INTEL_PINEVIEW
|
|
bool
|
|
|
|
if NORTHBRIDGE_INTEL_PINEVIEW
|
|
|
|
config NORTHBRIDGE_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select HAVE_DEBUG_RAM_SETUP
|
|
select LAPIC_MONOTONIC_TIMER
|
|
select VGA
|
|
select MAINBOARD_HAS_NATIVE_VGA_INIT
|
|
select RELOCATABLE_RAMSTAGE
|
|
|
|
config MAINBOARD_DO_NATIVE_VGA_INIT
|
|
def_bool y
|
|
select INTEL_EDID
|
|
|
|
config BOOTBLOCK_NORTHBRIDGE_INIT
|
|
string
|
|
default "northbridge/intel/pineview/bootblock.c"
|
|
|
|
config VGA_BIOS_ID
|
|
string
|
|
default "8086,a001"
|
|
|
|
endif
|