8c4f31b3b5
board porter: printk should always be available in CAR mode. Also drop CONFIG_USE_INIT, it's only been selected on one ASROCK board but it's not been used there. Very odd. There is one usage of CONFIG_USE_INIT which was always off in src/cpu/intel/car/cache_as_ram.inc and we have to figure out what to do with those few lines. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5682 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
128 lines
2.2 KiB
Text
128 lines
2.2 KiB
Text
config BOARD_TYAN_S2912_FAM10
|
|
bool "S2912 Fam10 (Thunder n3600R)"
|
|
select ARCH_X86
|
|
select CPU_AMD_SOCKET_F_1207
|
|
select NORTHBRIDGE_AMD_AMDFAM10
|
|
select SOUTHBRIDGE_NVIDIA_MCP55
|
|
select SUPERIO_WINBOND_W83627HF
|
|
select HAVE_BUS_CONFIG
|
|
select HAVE_OPTION_TABLE
|
|
select HAVE_PIRQ_TABLE
|
|
select HAVE_MP_TABLE
|
|
select USE_DCACHE_RAM
|
|
select HAVE_HARD_RESET
|
|
select LIFT_BSP_APIC_ID
|
|
select BOARD_ROMSIZE_KB_1024
|
|
select ENABLE_APIC_EXT_ID
|
|
select AMDMCT
|
|
select TINY_BOOTBLOCK
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default tyan/s2912_fam10
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config DCACHE_RAM_BASE
|
|
hex
|
|
default 0xc4000
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config DCACHE_RAM_SIZE
|
|
hex
|
|
default 0x0c000
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config DCACHE_RAM_GLOBAL_VAR_SIZE
|
|
hex
|
|
default 0x04000
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config APIC_ID_OFFSET
|
|
hex
|
|
default 0
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config MEM_TRAIN_SEQ
|
|
int
|
|
default 2
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config SB_HT_CHAIN_ON_BUS0
|
|
int
|
|
default 2
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "S2912 (Fam10)"
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config PCI_64BIT_PREF_MEM
|
|
bool
|
|
default n
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config HW_MEM_HOLE_SIZEK
|
|
hex
|
|
default 0x100000
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 12
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config MAX_PHYSICAL_CPUS
|
|
int
|
|
default 2
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config HW_MEM_HOLE_SIZE_AUTO_INC
|
|
bool
|
|
default n
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config HT_CHAIN_UNITID_BASE
|
|
hex
|
|
default 0x1
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config HT_CHAIN_END_UNITID_BASE
|
|
hex
|
|
default 0x20
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config SERIAL_CPU_INIT
|
|
bool
|
|
default n
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
|
|
hex
|
|
default 0x2912
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config IRQ_SLOT_COUNT
|
|
int
|
|
default 11
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config AMD_UCODE_PATCH_FILE
|
|
string
|
|
default "mc_patch_01000095.h"
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config RAMBASE
|
|
hex
|
|
default 0x200000
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config RAMTOP
|
|
hex
|
|
default 0x1000000
|
|
depends on BOARD_TYAN_S2912_FAM10
|
|
|
|
config HEAP_SIZE
|
|
hex
|
|
default 0xc0000
|
|
depends on BOARD_TYAN_S2912_FAM10
|